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j	 ABSTRACT
The design and processing techniques necessary to incorporate bypass diodes
within the module encapsulant are presented in this annual report. A
comprehensive survey of available pad-mounted PN function and Schottky
diodes led to the selection of Semicon PN ,function diode cells for this
application. Diode junction-to-heat spreader thermal resistance
measurements, performed on a variety of mounted diode chip types and sizes,
have yielded values which are consistent'y Below I OC per watt, but show
some instability when thermally cycled over the temperature range from -40
to 1500C.
Based on the results of a detailed thermal analysis, which covered the range
of bypass currents from 2 to 20 amperes, three representative experimental
modules, each incorporating integral bypass diode/heat spreader assemblies
of various sizes, were designed and fabricated. Thermal testing of these
modules has enabled the formulation of a recc-,mended heat spreader plate
sizing relationship. The production cost of three encapsulated bypass
diode/heat spreader assemblies were compared with similarly rated
externally-mounted packaged diodes.
An assessment of bypass diode reliability, which relies heavily on
rectifying diode failure rate data, leads to the general conclusion that,
when proper designed and installed, these devices will improve the overall
reliability of a terrestrial array over a 20 year design lifetime.
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SECTION 1
SUMMARY
SECTION 1
SUMMARY
The integration of bypass diodes within photovoltaic :nodules may be neces-
sary to limit the potential for reverse voltage "hot-spot" heating if the
individual modules are evaluated to the requirements of proposed product
standards for flat-plate photovoltaic modules and panels. In such cases,
where the use of module bypass diodes is indicated, the mechanical and elec-
trical integration of these diodes within the module encapsulation system is
a viable design solution which offers many advantages over conventionally
packaged diode mounting methods. A diode/heat spreader plate assembly of
the configuration shown in Figure 1-1, where the pad-mounted diode chip is
soldered to the center of a square copper plate, can be conveniently lami-
nated within the module encapsulation system as shown in Figure 1-2. This
arrangement, with the diode/heat spreader plate assembly positioned behind
( the solar cell circuit, results in a negligible increase in encapsulant
volume with no increase in module frontal area. The module encapsulation
system also functsa , is to electrically isolate the diode installation.
A comprehensive survey of available pad-mounted PN junction and Schottky
diodes resulted in the selection of Semicon PN junction diode cells for this
application. The use of Schottky devices in internal module bypass circuits
was ruled-out because of higher level array circuit design considerations
which are discussed in Section 3.1.
The results of diode junction-to-heat spreader thermal resistance measure-
ments were used in a multi-node thermal model to predict the diode junction
`	 temperature as a function of copper heat spreader plate size and diode heat
dissipation. A 1300C ethylene vinyl acetate temperature limitation was
f
used to establish the criterion for determining the required plate size for
a specified bypass current.
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Three module segments, each consisting of twenty-four square solar cells,
100 mm on a side, arranged in different circuit configurations ana with dif-
ferent size heat spreaders, were designed and fabricated to function as test
specimens for the experimental determination of the heat spreader temper-
ature rise as a function of diode heat dissipation. The data from these
characterization tests were used to develop the relationship shown in Figure
1-3. It is recommended that this curve be used as a design I.lide in the
sizing of copper heat spreader plates for encapsulated bypa.. ,; diode instal-
lations.
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Figure 1-3. Recommended Encapsulated Diode Heat Spreader Plate
Size Based on Limited Experimental Data
A detailed manufacturing cost comparison of encapsulated bypass diode cells
of several current ratings with comparable externally-mounted packaged
diodes has revealed no strong cost-related incentive for one approach over
another. The decision to package a bypass diode as an integral part of a
photovoltaic module, whether externally or internally-mounted, should be
made by the module designer based on requirements related exclusively to the
ability of the module to survive the "hot spot" heating conditions. De-
pending on the module circuit configuration, it may be necessary to employ
multiple bypass diodes as part of the module design to insure satisfactory
performance during this
	 test exposure.	 This is particularly true for
1-3
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residential applicat'ons where the requirements for do system voltage and
array and module size tend to dictate a relatively %rge number of series-
connected cells per module. In such cases, where the requirement for
multiple bypass diodes would require the repeated penetration of the module
encapsulant for connections to externally-mounted diodes, it would seem
logical to mount the diodes as an integral par'6 of the encapsulation system
so that no intermediate penetrations are required.
The use of a single mn;ule-mounted bypass diode must be questioned on the
basis of intended function since such an application will not enhance the
survivability of the module in the hot-spot heating test environment, as de-
fined by the proposed UL standard, and the inclusion of a single bypass
diode at the module level may only complicate the array circuit design by
introducing problems of current sharing among these individual module diodes
if tie array circuit designer wishes to employ a parallel-connected group of
modules as a circuit element. Under such circumstances current sharing
among parallel -connected diodes can be forced by the inclusion of ar ap-
propriately selected series resistance value in each bypass path. The mag-
nitude of the voltage drop in each forward conducting bypass path will be
significantly increased by the presence of this additional resistance.
This, in turn, may cause a disproportionately large decrease in the power
output capability of the affected source circuit at the system output
voltage which is determined by the maximum power operating point of the un-
affected source circuits. This shortcoming can be avoided by the use of an
externally-mounted bypass diode which is selected by the array circuit
dewier and sized to accommodate !fie bypass current from all parallel-
connected modules in the bypass group. Virtually all bypass current will be
through this large external diode if its forward voltage drop, when passing
this current, is significantly less than the individual module diodes. Such
a situation can exist if the large external diode is a Schottky device and
the single module diodes are PN junction devices or if multiple, series-
connected PN junction devices are used as module bypass diodes with a single
large PN junction diode used as the array bypass diode.
i
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i The photovoltaic module bypass application is not particularly demanding
relative to the conventional rectifying application f<^r power diodes. The
operating environment for a photovoltaic module bypass diode is character-
ized by a prolonged exposure to a low level reverse voltage (-0 vdc during
nighttime periods and typically 15 vdc during daytime periods). Under these
reverse voltage conditions the diode temperature varies from near the
ambient air temperature during nighttime periods to a temperature approx-
imately equal to the module operating temperature during daytime periods.
Occasionally the diode may be required to perform its bypass function by
conducting a portion of the circuit current in the forward direction. Under
these conditions the diode junction temperature could approach the maximum
rated value, but the time spent in this mode of operation is probably
several orders of magnitude less than the time spent in the reverse voltage
operating mode.
Diode failure rate data is available for a rectifying application where the
excitation source is a 60 Hz sinusoidal waveform and where failure is de-
fined as a relatively small change in reverse leakage current. The applica-
tion of this data to the do blocking operation of a bypass diode leads to
the general conclusion that, with proper design, the bypass diode failure
rate will be sufficiently low so that their inclusion can be justified on
the basis of an overall array reliability improvement over a 20 year design
lifetime.
The thermal resistance between the diode junction and the heat spreader is a
critical element in the determination of diode junction temperature (and,
Bence, reliability) under forward conducting conditions. The stability of
this thermal resistance with temperature cycling requires further study in
the light of the results from a limited thermal cycling exposure test where
twelve specimens were cycled 100 times between the extremes of -40 and
1500C. This temperature cycling exposure, which is unquestionably severe
in terms of the magnitude of the temperature extremes, resulted in signifi-
cant increases in the thermal resistance across the soldered interface
between the silicon die and the heat spreader. Such changes in thermal re-
sistance are indicative of the propagation of void areas in the solder joint.
1-5/6
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SECTION 2
INTRODUCTION
This research is an outgrowth of the bypass diode integration activity re-
ported in Reference [1J, which led to the conclusion that the direct mount-
ing of diode chips onto popper heat spreader plates for lamination within
the module encapsulant offers an attractive instsllation option with the
following advantages:
•	 the thermal resistance from the diode junction-to-heat sink can be
somewhat lower with tfe chip, since the case, which is associated
with the packaged Mode, has been eliminated and replaced with a
{j	 relatively large heat spreader plate,
1. • the mounted chip is much smaller tha , i the packaged diode and there-
fore its placement in the module is not limited to locations that
are large enough to accommodate the rather bulky diode case, and
•
	
	 tl:o environmental protection and electrical insulation are provided
by the module encapsulant.
r The original objective of this contract was to research the design and pro-
cessing techniques necessary to incorporate a bypass diode/heat spreader as-
sembly within the module encapsulant. This objective was broadened, as a
result of a subsequent contract modification, to include the more general
i
application of diodes, used in both bypass and blocking modes, to modules in
high voltage and high power systems. The program activity is organized into
nine major tasks as listed below.
Task 1 - Requirements Definition
Task 2 - Design Synthesis and Development
Task 3 - Component and Module Mock-up Fabrication
Task 4 - Bypass Diode Cost Comparison
Task 5 - Bypass Diode Reliability Considerations
^.	 Task 6 - Parallel Bypass Diode Load Sharing Considerations
Li	 1
0
"Bypass Diode Integration - Final Report", DOE/JPL 955894-5,
December 11, 1981
,i
i
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Task 7 - Thermal Cycling Endurance of Soldered Diode Cells
Task 8 - Bypass Diode/Enclosure Designs
Task 9 - Blocking Diode/Enclosure Designs
As illustrated in Figure 2-1, this annual report covers the results of the
first seven task activities which were completed as of this reporting date.
Under Task 1 the requirements for incorporating PN function or Schottky
diode chips into the module encapsulant system were developed. Available
diode chips of both types, rated for forward currents over the range from 2
to 20 amperes, were investigated. Sources of supply were identified and
diodes were characterized by mounting configuration, junction temperature
limitation, and by forward current-voltage relationship. Functional re-
quirements related to the integration of bypass diodes into a module
laminate, 'including encapsulant temperature limitations, electrical in-
sulation, anode lead attachment and environmental protection, were
'investigated.
The Task 2 activity addressed the issues related to the design synthesis of
the diode/heat spreader assemblies for the forward current range of 2 to 20
amperes. A thermal analysis was performed to permit the selection of the
required square copper plate size as a function of diode heat dissipation.
Encapsulation considerations included the selection of appropriate in-
sulating materials, anode lead routing, and the integration of the heat
spreader with the internal current collecting buses.
Task 3 included the fabrication and test of various bypass diode/heat
spreader assembly mock-ups including the encapsulation of these assemblies
within simulated modules. As a final verification of the design concept,
diode/heat spreader assemblies of six different sizes were encapsulated in
three separate modules, each configured with twenty-four square solar cells,
100 mm on a side, to produce short-circuit currents of 3, 12 and 18 amperes.
A comparative cost assessment of the encapsulated bypass diode packaging ap-
proach with the more conventional externally-mounted enclsoure method was
performed under Task 4.
,e
2-2
7. "
}	 |
or G@. 6.^ 5
OF POOR QUALM
n
—
n
\^:n /
`- ---- -- •^--- - -- -----
^ r§
n /§| - .
--- ^
§	 ^^^§|, ^_^|
§, ^ -
9|| J^.
--
,|
--
|
n
n
^
' . n|• | |^_ n | ! § ! ; |l|| ! || n | |§ E •.^	 |^ -
.	 ! n |-§ n -|all . § n ';	 n . | r | :^  - . V n
||`% e "^n ^ & n ^ n 2^ ^  n ^	 | |9 &
-, n ..':| n 1- n . ..a =.|/ .. n||. §. ,n | ,	 n . §|  ^.- ,^|§||jh |h|§hN |#^ §q^ §!^!
.__.'-- — . --^^ ..^-	 , — -_. . -.. — — —^,^a n
..^^ , a», n . ^ e.. 	 ! ... 7 ,,, ^ ,.,.,..
}
£
cli
^za
^
1'
,r
The factors affecting the reliability of rectifying diodes used in photo-
voltaic array bypass applications were addressed as part of Task 5.
Available diode failure rate data were assembled and used to estimate the
reliability of bypass diodes.
The current sharing in parallel-connected diodes was investigated under
Task 6. The circuit analysis performed as part of this activity included
the parallel connection of PN junction diodes of the same type as well as a
PN ,function diode in parallel with a Schottky diode. In all cases the
effects of an imposed junction temperature difference and series resistance
in the bypass paths were evaluated.
The stability of the solder ,point between the diode cell and the heat
spreader, which is crucial to the thermal dissipation capability of an en-
capsulated diode package, was experimental investigated by a limited thermal
cycling exposure as defined under Task 7.
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SECTION 3
TECHNICAL DISCUSSION
3.1 BYPASS DIODE FUNCTIONAL REQUIREMENTS
Bypass diodes are often used in photovoltaic array circuits to perform the
following functions:
a Provide a parallel path for current around faulty module circuit
elements so that the source circuit current capability is not
limited by any more than the approximate short-circuit current
capability of elements within the bypassed group.
0 Limit the reverse voltage that can be developed across the bypassed
group to the forward voltage drop of the forward conducting bypass
diode. This limits the amount of reverse voltage "hot-spot" heat-
ing that can occur within an affected solar cell of the bypassed
group.
• Provide a parallel path for current, when connected externally
around a module, so that the removal of the module from an il-
luminated array does not create an arc.
the electrical interconnection of modules to form an array is generally ac-
complished in one of the two ways diagrammed in Figure 3-1. The first of
these methods, called "Parallel-connected Series Strings" in Figure 3-1(a),
has been widely used but is characterized by a disproportionately high power
loss due to short-circuit current mismatch among the modules within each in-
dividual series string. this mismatch loss can be minimized by intercon-
necting the modules as shown in Figure 3-1(b), referred to as the "Series-
connected Parallel Groups" arrangement. With this latter interconnection
scheme, where the number of parallel-connected modules is relatively large,
the modules can be randomly placed within the array circuit with little im-
pact on the resultant total array short-circuit current capability. How-
1
	
	 ever, when bypass diodes are incorporated into a circuit of this config-
uration it is necessary to carefully evaluate the sizing of these diodes
l relative to the short-circuit current capability of the entire parallel
group. Modules with individual bypass diodes may require the additional
protection of a single bypass diode which is connected across each parallel
7
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(b) Series-Connected Parallel Groups
Figure 3-1. Alternative Module-to-Module Interconnection Approaches
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group and sized to carry the total short-circuit current produced by all
modules in the parallel group at a voltage drop substantially lower than the
individual module bypass diodes.
The driving requirement that forces the module designer to consider the use
of bypass diodes is the "hot-spot" endurance test specified in the proposed
UL "Standard for Fiat Plate Photovoltaic Modules and Panels" [2], which has
its origins in a JPL Block V specification [3]. Depending on the module
circuit configuration it may be necessary to employ multiple module-mounted
bypass diodes to insure satisfactory performance during this test exposure.
This is particularly true for residential applications where the require-
ments for do system voltage and array and module size tend to dictate a
{ relatively large number of series-connected cells per module. Under such
circumstances it is clear that the best solution involves the use of both
internal and external diodes in an arrangement of the type illustrated in
Figure 3-2. In this case, cross-ties have been used to parallel multiple
modules as an element of a source circuit. It is clear that without the ex-
ternal bypass diodes this circuit would be subject to internal diode current
(}	 overloading in the event of open-circuit failures or shadowing. It is also
1	 apparent that the elimination of all internal bypass diodes may compromise
p^	 the ability of the module to survive the JPL hot-spot endurance test. How-
( ever, with the arrangement shown, the combined use of both internal and ex-
ternal bypass diodes would seem to resolve all the concerns mentioned above
since the forward voltage drop of the external diode, relative to the
series-connected drop of the multiple internal diodes will assure that the
bypassed current will pass through the external diode which can be sized to
accommodate the short-circuit current of the entire source circuit.
When the external diode is used to bypass a relatively large number of
j	 series-connected solar cells, as in the case illustrated in Figure 3-2, it
`	 is important to assure that the reverse blocking voltage of the external
r	 diode is sufficiently high. This consideration would eliminate the Schottky
2. UL 1703, "Standard for Flat-Plate Photovoltaic Modules and Panels"
(Draft Document)
3. "Block V Solar Cell Module Design and Test Specification for Residential
Q
Applications - 1981", JPL Document 5101-162.
r	
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Figure 3 - 2. Typical Array Source Circuit Diagram with Modules
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diode for applications where more than 26 series-connected solar cells (at
0.75 volts per cell at -200C) are bypassed by the external diode. This
assumes a 40 volt Schottky reverse blocking voltage which is derated by a
factor of two. In these cases, the use of a PN junction device for the ex-
ternal diode is indicated. Thus, in the general case where multiple in-
ternally bypassed cell groups are cross-tied and externally bypassed, it
will be necessary to use a PN junction device for the external diode as well
as PN junction devices for the internal module diodes. This latter con-
clusion stems from the observation that the forward drop of two series-
connected internal Schottky diodes may not be greater than the forward vol-
tage of the single external PN junction diode which is the condition re-
quired to assure a current through the external bypass path.
The special case illustrated in Figure 3-3 depicts
modules which each have a single bypassed cell gro
number of series-connected solar cells in each group
than 26 due to hot-spot heating considerations and
ternal diodes is assured by using a Schottky device
and a PN junction device for the internal diodes.
the cross-strapping of
ip. In this case, the
will generally be less
protection of the in-
for the external diode
Thus, these arguments lead to the conclusion that integral bypass diodes
will generally be required to assure compliance with established JPL hot-
spot tescing specifications and that, when used, these diodes should be PN
junction devices to provide the forward voltage drop necessary to permit ex-
ternal diode protection of cress-tied groups.
3.2 AVAILABLE DIODE CHIP TYPES
Potential suppliers of PN junction and Schottky diodes were contacted to de-
termine their interest in supplying diodes in chip form for use in the
photovoltaic module bypass application. The manufacturers listed in
Table 3-1 currently produce such devices and indicated an interest in sel-
ling diode chips with integral mounting pads (to facilitate handling and as-
sembly). These diode cells are generally of two configurations as depictei
in Figure 3-4, depending on the diode type. PN junction devices are sup-
plied in a button or pill configuration as shown in Figure 3-4(a) with the
silicon die soldered between metallic disks and protected with a cir-
cumferential Silastic seal. A high lead solder composition is generally
111 3-5
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Table 3-1. Potential Diode Chip Suppliers
MANUFACTURER
DIODE CHIP
TYPE
FORWARD CURRENT
RATING (AMPERES)
GENERAL INSTRUMENT PN JUNCTION 8, 26
INTERNATIONAL RECTIFIER SCHOTTKY 10, 30, 60
MIACON (FORMERLY SCHOTTKY 6, 16, 30, 60
MICROWAVE ASSOCIATES)
MOTOROLA SCHOTTKY 16, 30, 60, 76
SEMICON PN JUNCTION 6, 12, 20, 40, 60
SCHOTTKY 16, 30, 76
TRW SCHOTTKY 30,60
UNITRODE SCHOTTKY 8, 30, 60
VARO SCHOTTKY 16, 30, 60
OF POOR QUALITY
f^
(a) PN Junction Device
(b) Schottky Device
Figure 3-4. Typical Diode Cell Packaging Configuration
45
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used to join these layers since it provides superior joint-fatigue
tolerance. A typical Schottky device package, as shown in Figure 34(b),
mounts the die on a molybdenum disk to form the cathode terminal. A smaller
metal disk, or solder mound is attached to the top of the die to form the
anode contact. The edges of the device are unprotected, thus creating the
requirement for careful handling and processing to avoid performance degra-
dation during higher level assembly operations.
Tables 3-2 through 3-9 contain a summary of the device offerings from each
potential supplier including general physical characteristics and pertinent
performance rating parameters. The tabulated values of average forward cur-
rent rating, which are based on 60 Hz half-wave rectified ac operation, can
be conservatively increased by 25 percent for do operation. Each device is
identified with its associated package type (e.g., D04 or D05) and a repre-
sentative value of junction-to-case thermal resistance is listed based on
this package design. When soldered directly to a flat-plate heat spreader,
the thermal resistance measured betw .-n the junction and the heat spreader
could be expected to be lower than the tabulated value for the packaged
diode configuration.
Mounted PN junction chips are available from Semicon and General Instrument
as standard product lines. However, Schottky diode chips are only available
if a production run is underway for packaged units using this die. A mini-
mum order of approximately $5U0 is usually required by most manufacturers to
start-up a line for a particular Schottky diode chip not in stock. Based on
a survey conducted in June 1982, Motorola provided the shortest response
time for the delivery of a variety of mounted Schottky diode chips. This
same survey yielded the range of mounted chip prices given in Table 3-10 for
an order quantity of 1000 units. These data indicate that mounted Schottky
diode chips can be expected to be approximately double the price of compara-
bly rated PN junction devices.
Sample quantities of available diode chips of both types were requested from
all potential suppliers. Evaluation samples of the types listed in
Table 3-11 were received from four manufacturers. Mounted Schottky diode
chips were readily available from Motorola since they are assembled to the
mounting pads and tested as an initial operation prior to insertion into
3-8
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Table 3-10. Mounted Diode Chip Unit Prices (1982 $/Device)
Based on a Quantity of 1000 Units
Diode Type
Forward Current Rating (Amperes)
12 15 20 30 40-60 60-75
PN Junction (V R = 50V)
Schottky (V R
 = 20V)
0.30-0.50
—
—
1.00-2.00
0.60-0.00
—
—
1.50-2.50
1.20-1.80
—
—
2.25-3.50
Table 3-11. Mounted Diode Chips Received
as Samples for Evaluation
r
Manufacturer
Diode Chip
Type
Average Forward
Current Rating
(Amperes)
General	 Instrument PN Junction 8, 25
M/A-CON Schottky 30
Motorola Schottky 15,	 30,	 60,	 75
Semicon PN Junction 6,	 12,	 20,	 40,	 50
Schottky 15,	 30,	 75
standard package types. Semicon produces a complete line of mounted type PN
and Schottky diodes and supplies a market in these special units. General
Instruments also produces some mounted PN diodes that are readily available
from stock. The Schottky units received from M/A-CON happened to be avail-
able from previous orders for packaged units. At the time of the request
4	
M/A-CON process lines for these units were not in operation.
( Other potential suppliers of mounted chips (i.e., TRW, International
Rectifier, Unitrode and Varo) could not provide sample units . for one or
another of the following reasons: (1) units were not available from stock,
(2) no production orders for packaged diodes using the same die were in pro-
cess at the time of the request, (3) dies were available but the assembly
3-17
of the metal pads, which is normally done as part of the packaged diode pro-
cess run, would require a special set-up costing at least $500.
3.3 DIODE PERFORMANCE CHARACTERISTICS
3.3.1 CURRENT-VOLTAGE CHARACTERISTICS
Reverse and forward characteristics of the sample diodes were evaluated
using a Tektronix Curve Tracer, Model 576, and a Pulsed High Current
Fixture, Model 176 (100 ampere capacity). All the units met or exceeded
their reverse blocking voltage ratings. Schottky chips exhibited blocking
voltages from 15 to 50 volts. The PN junction chips, randomly selected from
existing stock by the manufacturers, exhibited reverse blocking voltages as
high as 1000 volts. The PN junction manufacturing process is usually
targeted to yield maximum reverse voltages, with a selection operation used
to segregate the units into various voltage levels down to 50 volts. The
lower rated reverse voltage units are usually the lowest priced.
Forward current versus forward voltage drop traces were obtained for each
unit and recorded using a Polaroid camera attachment to the Tektronix Curve
Tracer. All the traces were replotted on a single graph, as presented in
Figure 3-5, to permit a comparison of the various manufacturer's offerings.
It should be pointed out that the data presented is based on one chip of
each type. However, in a few cases, more than one chip of a particular type
was tested as a verification that chips from the same manufacturer's lot ex-
hibit closely matched forward characteristics.
Schottky unit forward voltage drops are somewhat less than half that of a PN
junction diode in the 2 to 20 ampere range of interest for this program.
The data presented in Figure 3-5 was obtained at room temperature with
junction temperature rising only slightly during the short duration test
current pulse. At the higher operating junction temperatures, the forward
voltage drop decreases for both the PN and Schottky diodes.
A comparison of the Semicon and General Instrument PN junction units in-
dicates a close match of forward voltage drops for the range of currents
shown. For the Schottky devices, Motorola units exhibit somewhat lower
forward voltage drops than the Semicon dies. The 30 ampere M/A-CON Schottky
3-18
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Figure 3-5.	 Forward Current - Voltage Characteristics of Mounted
Diode Chips
device	 yielded	 the	 highest
	 voltage	 drop	 of	 any	 of	 the	 Schottky	 diodes
' evaluated.
3.3.2	 THER14AL RESISTANCE
Representative diodes of both types
	 from two manufacturers were soldered to
simulated cathode heat	 spreader plates
	
to	 serve	 as	 test	 specimens	 for	 the
measurement of ,unction-to-he- ,
	spreader thermal	 resistance as described	 in
Appendix	 A.	 As	 shown	 in	 Figure	 3-6	 these
	 test articles	 consisted	 of	 the
pad-mounted chips of the various types soldered to 0.5xl.5x0.032 inch thick
- nickel-plated	 copper	 cathode	 heat	 spreader	 plates	 with	 short	 anode	 lead
straps to accommodate	 the test equipment.
	 The test results,
	 as	 summarized
in	 Table	 3-12	 reveal	 that the ,unction-to-heat 	 sink	 thermal	 resistance	 is
generally	 below	 1.00C/watt
	
for,	all	 devices	 with	 the	 higher	 values	 being
associated with the smaller unit sizes.
	 The PN ,function diodes exhibited a
somewhat more consistent decrease in thermal
	 resistance with	 increased chip
size	 than	 the	 Schottky	 devices.	 This	 can	 probably	 be	 attributed	 to	 the
3-19
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Figure 3-6. Typical Thermal Resistance Test Articles
Table 3-12. Comparison of Diode Chip Thermal Resistance Values
DIODE TYPE
THERMAL RESISTANCE
JUNCTION -TO-SINK (°C/WATT)
STANDARD PAD MOUNTED CHIP
AND PACKAGED UNIT SOLDERED TO
MANUFACTURER RATING (TYP. PACK. TYPE) CATHODE PLATE
SEMICON PN-12A 2.5	 (D04) 0.97
SEMICON PN - 2GA 1.0	 (D021) 0.95
SEMICON PN - 40A 1 . 0	 ID0W 0.61
SEMICON PN - 50A 1.0	 (D05) 0.50
MOTOROLA SCHOTTKY - 15A 2.5	 (1304) 0.78
MOTOROLA SCHOTTKY - 30A 2 . 0	 (D04) 0.79
MOTOROLA SCHOTTKY - 60A 1 . 0	 (D06) 0.79
MOTOROLA SCHOTTKY - 75A 1 .0	 (D05) 0.45
SEMICON SCHOTTKY - 15A 2.5	 (AXIAL) 0.84
SEMICON SCHOTTKY - 30A 1.5	 (D0M 0.72
SEMICON SCHOTTKY - 75A 0.65 (D05) -
* Includes the thermal resistance of a grease interface between the
cathode plate and the heat sink. The calculated thermal resistance
of this interface is 0.30C/watt based on nominal values for contact
area and grease film thickness.
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1better solder connections to the cathode plate for these devices as compared
i
to the Schottky diodes which proved more diffi,-ult to solder. As indicated
in the table the measured thermal resistance values were considerably lower
than the published values for the standard packaged unit, containing the
same chip type and rating.
3.3.3 SOLDERABILITY
The solderability of the mounted diode cell to the cathode heat spreader
plate and to the anode lead strap was evaluated by the assembly of numerous
samples of the type used for the thermal resistance measurements. The fab-
rication of these test articles proved to be a valuable vehicle for the
development of soldering techniques applicable to joining the diode cell
terminals to the cathode neat spreader plate and `- the anode lead strap.
An inert atmosphere soldering process was selected to prevent any possible
oxidation that could effect the thermal integrity of the cathode solder
Joint by producing voids in this critical interface. The equipment pictured
in Figures 3-7 and 3-8 was used to solder all thermal resistance and pull
test articles. The specimen to be soldered was placed on a temperature-
controller carbon heater plate and held by a spring loaded clamp containing
a thermocouple probe. A glass bell jar enclosure was used to contain a
forming gas (15 percent hydrogen and 85 percent nitrogen) atmosphere around
the components during the automatic soldering operation. Solder foil pre-
forms with a nominal thickness of 0.003 inches were inserted between the
diode chips and the cathode and anode mating components. A Sn62 solder com-
position (62 percent tin, 36 percent lead and 2 percent silver) was used
with silver plated mating surfaces since tin tends to scavange silver from
the plated surfaces. Low percentage silver bearing solders overcome this
problem since the solubility of silver in tin is approximately 3 percent at
the required processing temperature. Sn62 preforms were used with both the
Semicon PN junction devices (which have silver-clad aluminum pads) and the
Semicon Schottky devices (which have silver-flashed nickel clad molybdenum
pads) whether or not the cathode and anode mating components were silver
plated. A Sn60 solder composition (60 percent tin and 40 percent lead) was
used for all joints not involving silver plated surfaces at either interface.
f
I.
a
i
f
f
1
b
3-21
Figure 3-7.	 Inert Atmosphere Soldering Unit
OF FOUR QUALI i.i'
Figure 3-8. Diode/Heat Sink Unit Mounted on Heater Plate
of Inert Atmosphere Soldering Unit
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Soldering temperatures should be 40 0C to 700C higher than the melting
point of compositions used (183 0C for Sn60 and 179 0C for Sn62) to insure
(	 proper melting of the solder. The highest temperatures were found necessary
( with the Schottky diodes that have molybdenum pads. Consequently tin plated
mating components can experience tin reflow at temperatures above 2320C,
and expose copper surfaces. Therefore, where tin plating is desired because
of its excellent solderability and low cost, care must be exercised during
processing to insure soldering temperatures below 230oC. For the Schottky
devices used as test articles, nickel proved most applicable because of the
temperature limits associated with the tin-plate and the higher costs of
silver plating. For nickel-plated components, it was found advantageous to
a
^ lightly burnish the immediate areas to be soldered (including the diode
pads, if nickel-plated) using an ordinary pencil eraser to remove any pos-
sible oxide films.
When the diode chip pads already had a solder ci-riding applied to the ex-
j ,
	
	
posed surface of the pad (e.g., the M/A-CON Schottky molybdenum pads clad
with a 92% lead, 5% indium, 2% silver solder) no additional preforms were
s-
used. The clad solder should be reflowed at a temperature somewhat above
the melting temperature of the applied solder. A M/A-CON Schottky diode was
T	 successfully bonded to nickel-plated cathode/anode mating components at a
t reflow temperature of approximately 3300C. The potential problem with re-
flow is that the chip is already bonded to the molybdenum pad with the same
solder cladding which also reflows and care must be taken to avoid a shift
^.	 of the chips and molybdenum pad.
In the initial experiments no flux was used in the soldering process since
[ most fluxes start to polymerize at approximately 250 oC, harden and become
difficult to remove. If flux is left in the vicinity of a semiconductor,
migration of chemicals in the flux can take place , and detrimentally react
with the device. Manufacturers of the pad mounted type diode chips do not
use fluxes since high lead solders that melt above 300 0C are used to join
1. the pads to the chip. Moreover, the automatic die bonding machines in the
semiconductor industry have vacuum tool holding devices that permit con-
trolled movement of the parts being soldered which provides scrubbing action
and consequently good solder wetting without the need for a flux. However,
the use of a small amount of non-activated flux (e.g. Alpha 100 or
E
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Kester 115) has been found to enhance the solderability particularly with
nickel-plated components. Since soldering temperatures are below 250 O no
polymerization of the flux should occur and any flux residue can be readily
removed with reagent alcohol in an ultrasonic bath.
3.3.4 JOINT INTEGRITY TESTING
A number of soldered test articles were subjected to an anode pull and
cathode/chip shear test to determine joint structural integrity. The
Instrom tensile tester pictured in Figure 3-9 was used for the anode lead
pull tests while the Anza Tech machine shown in Figure 3-10 was used to ap-
ply the horizontal force for the diode shear tests.
Results of tiiese tests are presented in Table 3-13. Two units, a Semicon 30
amp Schottky and a Semicon 20 amp PN junction device, failed at less than 1
lb. force wnile all other specimens exhibited lead strengths comparable to
that achieved with similarly sized solar cell interconnector strips. Ex-
amination of fractured surfaces of these two units indicated some small
voids which are characteristic of incomplete solder wetting of the
surfaces. As anticipated, the larger the anode lead solder contact area,
the greater the pull force to effect a failure. Two similar sets of Semicon
PN junction diodes (20 amp and 50 amp devices), one set with tin-plated and
the ,'.her with nickel-plated mating components, indicated somewhat superior
anode holding strength for the tin-plated units. This probably can be at-
tributed to the fact that flux was not used with these first nickel-plated
units thereby reducing the integrity of the solder bond.
All subsequent nickel plated test articles were soldered using non-activated
flux. Tinned flat braid and tinned round copper wire anode lead test
articles yielded pull test results comparable to the rectangular copper
foils. The 0.040" diameter round wire (AWG18) exhibited excellent pull
strength (2.5 lbf .) for its size due to the build-up of a solder fillet
around a major portion of its periphery.
The chip push (or shear) tests resulted in no bond fractures when the maxi-
mum machine capacity of 11 lb f was applied.
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Figure 3--9.	 Anode Lead Pull Test
 3-10. Diode Chip/Cathode Plate Shear Test
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3.4 DIODE PACKAGING CONSIDERATIONS
3.4.1 GENERAL REQUIREMENTS
The dissipation of the heat generated within the small diode chip when con-
` ducting the bypass current represents the most difficult design problem in-
volved with the integration of these chips within the module encapsulant.
It is also essential that the thickness of the package to be laminated along
ii with the solar cell circuit be kept as small as possible to assure confor-
mance of the rear cover sheet with the minimum use of encapsulant material.
These requirements combine to dictate that the dioda chip be mounted to a
thin heat spreader plate which is fabricated from a material of high thermal
conductivity.
In this way it is possible to maintain an acceptably low junction tempera-
ture by transferring the heat from this small source through the fin created
by the plate and on out into the adjacent solar cell circuit elements where
it can be ultimately rejected to the surroundings by radiation and con-
vection. The size of the heat spreader plate required to produce the
specified temperature level within the laminate will depend on the diode
heat generation as well as on the insolation level, ambient temperature,
wind speed and details of the module mounting arrangement. The most logical
mounting location for this plate is directly behind the solar cell circuit
where the required fin area can be encapsulated without increasing the ex-
posed module area. This mounting arrangement will generally require that
the heat spreader plate be electrically insulated from the rear sides of the
solar cell circuit, since the plate size and/or mounting location may
require the plate to stradle cells of different potentials within the cir-
cuit. Similarly it will be necessary to insulate the anode lead from the
rear side of the solar cell circuit. The location of the diode/heat
spreader plate should consider the ease of making both the anode and cathode
connections to the circuit terminations. If positioned properly the heat
a	 spreader plate, which is the diode cathode, can also function as the circuit
positive termination.
3.4.2 ENCAPSULANT MATERIALS
Existing module design data was reviewed to define typical encapsulant
materials, along with the associated construction and processing procedures
from the standpoint of identifying the impact on the diode/heat spreader 	
r
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design. The most commonly used pottants today are silicone rubber (RTV 615
and Sylgard 184), polyvinyl butyral (PVB) and ethylene vinyl acetate (EVA).
PVB and EVA are applied as films, while silicone rubber is a casting type	 i
material. Silicone rubber syrup is poured into a PV module at room tempera-
ture, cured for 6 hours, and then heated to approximately 90
0
C for an ad-
ditional hour. Operating temperatures considerably in excess of 150 0C are
possible with cured silicone rubber without degrading the pottant. EVA film
is cured at 1500C for approximately 15 to 20 minutes, but has a lower
maximum operating temperature of 130
0
C, established by the results of a
continuous 400 hour test recently completed by Springborn Laboratory [4].
PVB is handled in a similar manner to EVA and is thermoset at approximately
the same temperature.
x. EVA has received the widest acceptance of the pottants described above, and
therefore is recommended for use in this program. Since EVA has the lowest
maximum operating temperature of the commonly used pottants, successful ap-
plication of an encapsulated diode/heat spreader with EVA should readily
permit its application with the other candidate puttants. Thus, for satis-
factory performance in an EVA encapsulated module the diode/heat spreader
assembly should not present contact temperatures to the EVA in excess of
130°C. Material selected for insulating the diode/heat spreader must be
e	 capable of adherence to the EVA, and in addition, be capable of withstanding
the 150°C, 20 minute cure cycle.
	 r
3.4.3 DIODEAEAT SPREADER CONFIGURATION
3.4.3.1 General Description
The diode/heat spreader configuration shown in Figure 3-11 consists of a
diode cell soldered to the center of an appropriately-sized cathode heat
spreader plate. A narrow copper foil anode lead is soldered to the top of
the diode cell and exits to the side with a length as required to reach the
point of attachment to the solar cell circuit termination. An insulation
tape is attached to the underside of both this foil strip and the heat
spreader plate to electrically isolate these elements from the rear side of
4. Telephone conversation with Paul B. Willis, July 28, 1982
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Figure 3-11. Diode/Heat Spreader Configuration
the solar cell circuit. The assembly is completed by the installation of a
silicone foam tape thermal barrier layers around the diode cell to prevent
the EVA encapsulant from contacting the diode body which will be somewhat
hotter than the adjacent heat spreader plate. This foam tape barrier, which
is configured in two layers to completely surround the diode cell, also
functions to ease the conformance of the rear cover sheet during module
lamination in that no abrupt changes in thickness are encountered as the
rear cover sheet is forced down by the laminator diaphragm.
3.4.3.2 Cathode Heat Spreader Plate
The size and thickness of the square cathode heat spreader plate is
dependent on the diode heat dissipation requirement as discussed in Section
3.5. Candidate materials for this heat spreader include copper and aluminum
with pertinent properties as summarized in Table 3-14. When its superior
thermal conductivity is coupled with its better solderability, copper is the
preferred material for this application. However, the relatively high cost
3-29
7Table 3-14. Properties of Candidate
Heat Spreader Plate Materials
'	
y
R
1
w
Property
Copper
(C10200)
Aluminum
(1100-0)
Density (kg/m3 ) 8940 2710
Thermal Conductivity at 20 o 391 222
(W/m K)
Electrical	 Resistivity at 1.72 2.9
200C (µohm-cm)
Modulus of Elasticity	 (GPa) 117.2 68.9
Tensile Strength (MPa) 248 90
(Half-hard temper)
Average Coefficient of 18x10-6 2410-6
Thermal	 Expansion ( oC -1 ) (20 to 3000C)
of copper clouds this issue and makes the choice between copper and aluminum
more difficult. The plating required for each material is an important con-
sideration in this selection process. A tin or nickel plating is required
to protect the copper from corrosion and a silver or tin plating is
necessary to improve the solderability of the aluminum. The ultimate
selection between these two material options is thus a strong function of
the plate size and thickness as well as the surface preparation required for
corrosion protection or solderability . Copper was used in all experimental
work under this contract, but the detailed cost analysis described in
3-30
Section 3.7 evaluated the cost impact of both potential heat spreader
materials.
3.4.3.3 Anode Lead
Copper foil strips are the obvious choice for the anode conductors, but the
selection of conductor cross-sectional area for a given bypass current
requirement is not as straightforward. Power dissipation per unit of con-
ductor surface area is perhaps the best choice for a sizing criterion since
it can be directly related to the conductor temperature in the encapsulant
laminate. As the cross-sectional area is reduced the power dissipation per
unit of exposed conductor surface area increases causing the conductor
temperature to increase for a constant current. This increase in anode lead
resistance also causes an increased forward voltage drop which increases the
circuit power loss when the diode is required to function as a bypass path.
Available solar cell "hot-spot" heating data [5], which relates the
localized temperature rise above ambient to the total power density (in-
solation plus electrical heating) into the hot-spot region, can be used to
estimate the rise in temperature for the embedded flat anode lead. Thus,
for an assumed 50 0C rise above ambient, the solar cell hot-spot tempera-
ture data yields an areal power density of 70 mW/cm 2 as the internal
electrical heating load. Assuming a 400C worst case ambient temperature
with a 0.125 inch (3.2 mm) anode strip width and a 35:1 strip width-to-
thickness ratio, the resulting permissible conductor current density is
12,000 amperes per in 2 . This value can be used to bound the lower limit
of cross-sectional area required to carry a specified bypass current. Lower
current densities will reduce the lead power dissipation and voltage drop at
the expense of increased copper cost.
3.4.3.4 Insulating Tapes
Candidate materials for the insulation of the side of the cathode heat
spreader plate and anode lead strip facing the solar cell circuit include
commeciaily -available electrical insulating pressure -sensitive adhesive tapes
5. "Flat-Plate Photovoltaic Module and Array Circuit Design Optimization -
Workshop Proceedings", JPL, March 31 and April 1, 1980.
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of two types.
	 Film carriers of polyester (1300C continuous rating) and
Kapton (1800C continuous rating) are available in a 3.5 mil thick (2 mil
film plus 1.5 mil adhesive) tape of various widths. In either case, the 2
mil thick carrier film should provide considerably more dielectric strength
than required as well as providing adequate mechanical protection agai•)st
penetration by burrs on the solar cells or copper connector strips. A
polyester tape (CHR No. M99) was selected based on its acceptable tempera-
ture rating and lower cost compared to the Kapton film.
A flexible, silicone rubber sponge tape material with pressure-sensitive ad-
hesive on one side (CHR Strip-N-Stick) was selected as the thermal barrier
material around the diode cell. This sponge tape is available in 0.5 to 2.
inch widths and thicknesses ranging from 0.06 to 0.19 inches which can be
quickly cut-to-length and taped over the diode. The material readily con-
forms under the lamination pressure and provides a smooth transition between
the diode and the rear cover sheet. Two stacked layers of 1.0 inch square
by 0.06 inch thick tape were used as the thermal barrier around each diode.
3.4.4 LAMINATION STACK-UP
A typical lamination stack-up, including the diode/heat spreader assembly,
is shown in Figure 3-12. The bypass diode, with its associated heat dis-
sipation and insulation components, is mounted beneath the solar cell cir-
cuit. An intermediate layer of EVA film is used to bond the insulated sur-
face of the heat spreader plate to the rear side of the solar cell circuit.
The cathode connection is made by soldering the heat spreader plate to the
solar cell circuit positive termination as shown on the right hand side of
the figure. The insulated anode lead, which is soldered to the opposite end
of the diode cell, exits off to the left hand side of the figure where it
will be soldered to the appropriate circuit tap point to complete the bypass
path. Another EVA film sheet overlays the diode/heat spreader assembly and
the completes the encapsulation system by bonding to the rear cover sheet,
which is typically a multiple layer laminate of Tedlar, polyester, aluminum
foil and Tedlar. The inner layer of Tedlar is pre-coated with Dupont
adhesive No. 68040 to improve the adhesion to the EVA.
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Figure 3-12. Typical Glass Superstrate Lamination
Stack-up with Encapsulated Bypass Diode
3.4.5 ENCAPSULATION TEST SPECIMENS
Five encapsulation test specimens, with the characteristics described in
Table 3-15, were fabricated as a processing verification of the diode/heat
spreader assembly and lamination stack-up design concept described above.
In each case the specimen consisted of four square solar cells, 100 mm on a
side, arranged on a small glass superstrate as shown in Figure 3-13. The
size of the heat spreader plate was selected based the preliminary analysis
contained in Reference [1] along with the recently established values of
diode-to-heat spreader thermal resistance.
The construction of these specimens is illustrated in Figure 3-14 where the
layers of the lamination stack-up are folded-back to reveal the arrangement
}i	 of components. The only problem experienced during the lamination of these
i	 five specimens was the shorting of the diode anode lead to the solar cell
ITable 3-15. Design Characteristics of the Encapsulation Test Specimens
IDENTIFICATION
LETTER
PAD MOUNTED
CHIP TYPE
COPPER CATHODE
HEAT SPREADER
PLATLIDIMEN51ONS
WxLxT (INCHES)
COPPER ANODE
LEAD DIMENSIONS
WxLxT (INCHES)
A SEMICON	 12 MIP 1.5x3x.032 lOOx6x.005
PN JUNCTION
B SEMICON	 20 AMP 2x4x.032 .125x6x.005
PN JUNCTION
C SEMICON	 40 AMP 4x4x.032 .125x6x.010
PN JUNCTION
D SEMICON	 50 AMP 4x4x.032 .125x6x.010
PN JUNCTION
E MOTOROLA	 60 AMP 2x4x.032 .125x6x.010
SCHOTTKY
cni AO rni II OF d)
On!UII`VAL IPA. `.-. iv
OF POOR QUALIV
LEAD
DIODE
CATHODE HEAT
SINK PLATE
Figure 3-13. Typical Encapsulation Test Specimen
(Rear View with Rear Cover Sheet Removed)
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circuit. This short occurred at point where the anode lead was folded to
permit exit at the bottom as shown in Figure 3-13. The extra material
thickness at this point was sufficient to force the sheared edge of the
copper foil through the insulating tape to make contact with the solar cell
metallization. This weak point in the insulation system can be eliminated
by using only straight runs of the anode lead with more carefully control of
the edge burrs on the copper strip or by the use of mult i ple insulating
layers in the area of a fold in the conductor. In any case the thickness of
the insulating tape should be significantly greater than the anticipated
height of any burr on the copper strips.
3.5 THERMAL ANALYSIS
A multi-node steady-state thermal analysis was performed using r detailed
model of the lamination stack-up with three different heat spreader plate
sizes: 1.33, 4, and 12 inches square. The nodal representation for the 4
inches square case is diagrammed in Figure 3-15 where the heat spreader has
been divided in nine nodes as identified by numbers 17 through 25. This
nodal format is carried through to intervening layer of EVA and into the
solar cell circuit layer where four additional larger area nodes are in-
cluded to more accurately calculate the effects of lateral conduction in
this silicon layer.
Boundary conditions and assumptions for this analysis included the following:
1. Adiabatic reor surface to simulate the worst case condition of a
module mounted Directly to an insulated surface
2. Total insolation level of 0.8 and 1.0 kW/m2
3. Wind speed < 1 m/s
4. Ambient temperatures of 20 and 40 o
These constraints were combined with the three heat spreader plate sizes to
produce a matrix of simulation cases covering a wide range of operating
conditions. In an effort to summarize these results in a convenient form
for later use in diode mount sizing and comparison with test results, a
temperature difference approach was adopted to normalize and combine these
analytical predictions. With no internal diode heat dissipation the em-
bedded diode temperature rise above ambient is given in Figure 3-16 as a
function of ambient temperature and insolation. These predicted temperature
i"
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Figure 3-15. Bypass Diode Thermal Model for
a 4 Inch Square Heat Spreader Plate
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Figure 3-16. Diode Temperature Rise Above Ambient with No Internal
Diode Dissipation as a Function of Total Insolation and
Ambient Temperature
rises above ambient are somewhat larger than night be predicted for a
direct-nounted solar cell module, but this is of little consequence since
the temperature difference approach used to present the diode tenperature
rise will permit the use of any appropriate data relating solar cell
temperature to insolation and ambient temperature.
Figure 3-17 establishes the relationship between the diode junction
temperature rise above the normal steady-state diode temperature with no in-
ternal dissipation (also approximately equal to the operating temperature of
the solar cells within the module with only solar heating) to the square
copper heat spreader plate area and diode heat dissipation. Implicit in
these data is a junction-to-heat spreader thermal resistance of 1°C per
watt, representing the maximum value measured on development test specimens
as reported in Section 3.3.2. A cross-plot of the data contained in Figure
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3-17 yields the square heat spreader plate area required to maintain the
temperature rise of this plate, near the diode, to a specified value as
shown in Figure 3-18. The temperature difference displayed on this plot is
identical to that used on Figure 3-17 except that the value has been reduced
to account for the temperature drop between the diode junction and the heat
spreader plate near the diode mounting location. A thermal resistance of
1. oC per watt was used to make this data translation. The following ex-
ample illustrates how these analytically predicted temperature difference
plots can be used to establish the heat-spreader plate area required for a
specified diode heat dissipation. Assuming, in the worst-case, that the
ambient temperature is 40 0C with an insolation of 1.0 kW/m2 , Figure 3-16
yields 880C (480C + 40".) as the temperature of the active module com-
ponents with no internal heat dissipation. Using 1300C as the maximum al-
w
lowable EVA temperature in contact with the heat spreader, 42 0C of
temperature rise in this plate near the diode is permissible due to internal
diode heat dissipation. With 5 watts of internal diode heat generation,
Figure 3-18 yields 4.4 in  as the required square heat spreader area.
Figure 3-19 summarizes the results of similar calculations performed for 20
and 400C ambient temperatures with insolation levels of 0.8 and 1.0
kW/m2 . Thus, this figure defines the 0.032 inch thick square copper heat
spreader size required to limit the EVA temperature to the established
1300C maximum. If a 400C ambient temperature with a 1.0 kW/m 2 total
insolation is considered to represent worst-case design condition, the upper
curve of Figure 3-19 can be specified as the heat spreader design curve for
sizing purposes. It remains to be seen if these analytical predictions can
be experimentally verified. To this end, three modules, containing a total
of six different size heat spreaders, were designed, fabricated and tested
as described in the following section.
3.6 EXPERIMENTAL MODULE DESIGN
3.6.1 CONFIGURATION
Three active module segments were designed and fabricated as test specimens
for the experimental determination of the heat spreader temperature as a
function of plate size and diode heat dissipation. As described in Table
3-16 each of these modules, designated as 6A, 12A and 18A corresponding to
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Table 3-16. Design Characteristics of Experimental Modules
Module Module Rated* Diode Type Square
Designation Short-Circuit and Copper Heat
Current (Amp) Rating Spreadei Area
(in
	 1
Semicon PN
20 Amp
2.0
4.0
12A 12 Semicon PN 15.2
40 Amp 27.0
18A 18 Semicon PN 39.7
50 Amp 65.6
* At 1.0 kW/m2 insolation and 250C cell temperature
the module rated short-circuit current, was constructed with two heat
spreader plates of differing sizes. In this way it was possible to cover a
wide range of heat spreader areas from 2 to 65.6 in 2 while maintaining
representative encapsulation boundary conditions including the influences
from surrounding solar cells and circuit termination conductors. As shown
in Figure 3-20 the electrical circuit arrangement of each module was con-
figured to supply a representative level of rated short-circuit current cor-
responding to the number of parallel-connected 100mm square solar cells.
The bypass diode circuits were also configured to permit the external intro-
duction of forward current, independent of the solar cell circuit. Thus,
these module designs permit the testing of the bypass diodes either as an
integral part of the solar cell circuit, where the bypassed current is ae-
termined by the short-circuit current capability of the solar cell circuit,
or as independent bypass circuit elements where the solar cells function
only thermally as a part of the heat rejection path for the diode.
A rear view of each module assembly, showing the details of the diode/heat
spreader assembly installation, is pictured in Figures 3-21 through 3-23.
It is important to note the location of the five thermocouples which are
laminated within the encapsulation system to monitor heat spreader
temperature rise. The temperature is measured at two locations on each
r
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I
copper heat spreader plate by thermocouples bonded at locations which are
0.12 inches from the diode body and 0.17 inches in from the corner on the
diagonal. The fifth thermocouple is bonded to the rear contact of a solar
cell which is removed from the influence of the localized diode heating.
3.6.2 TEST RESULTS
The three experimental modules described above were subjected to a series of
thermal characteristic tests involving the external intr')duction of bypass
circuit current to force a diode heat dissipation which could be varied with
the value of the current supplied. These tests were performed under roon
ambient conditions with the modules mounted face-up on a horizontal work
bench surface. An 2 inch thick styrofoam insulation board was placed under
the modules to virtually eliminate heat rejection from the rear side. The
externally supplied bypass current was varied to produce a range of diode
heat dissipations. At each constant current level the module was allowed to
reach thermal equilibrium before the thermocouple readings were recorded.
The results for the eleven test conditions simulated are summarized in Table
3-17. The difference between the temperature measured on the heat spreader
near the diode body and the surrounding solar cell temperature is plotted in
Figure 3-24 to permit a direct comparison with the analytical predictions
previously presented in Figure 3-10.
The poor agreement between the analytical predictions and the experimental
results becomes more apparent when these results are represented in terms of
the plate area required for a given diode heat dissipation as shown in
Figure 3-25. Using a 400C ambient temperature with a 1.0 kW/m 2 inso-
lation as a design condition, the analytical model would predict the
requirement for 65 in 2
 of heat spreader plate area for 15 watts of diode
dissipation. Under these same design conditions the experimental data indi-
cates that 11 in  of plate area would suffice. The source of this large
discrepancy is thought to be the lateral conduction of heat through solar
cell material which was noc adequately accounted for in the model.
3.7 COST COMPARISON OF BYPASS DIODE IMPLEMENTATION APPROACHES
Since cost is of paramount concern in the selection of any bypass diode
l	 implementation approach for terrestrial photovoltaic arrays, an assessment
of this factor was performed for both candidate packaging options, viz., the
L.
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encapsulated diode/heat spreader and the externally-mounted, conventional
diode.
3.7.1 COST ANALYSIS OF ENCAPSULATED BYPASS DIODE/NEAT SPREADER ASSEMBLY
The encapsulated bypass diode/heat spreader configuration shown in Figure
3-26 was sized for three levels of rated bypass current using the experi-
mental results reported in Section 3.6.2. The pertinent physical parameters
for these three assembly sizes are as specified in Table 3-18.
At each of these three current levels, the cost analysis is to include the
effects of two heat spreader plate materials (i.e., copper and aluminum),
assuming that the plate size is unchanged but that the aluminum thickness is
increased to compensate for its lower thermal conductivity. The number of
bypass diode/heat spreader assemblies required to satisfy the annual
production needs of 1000, 10000 and 50000 m 2 of module area will vary with
the current rating of the unit. Using 30 mA/cm 2 as the solar cell short-
circuit current density at 100 mN/cm 2 insolation and assuming that each
bypass group consists of 12 series-connected cell groups, it is possible to
calculate the number of bypass diodes required for each of these module pro-
duction rates with the results as given in Table 3-19.
3.7.1.1 Assumptions and Costing Methodology
The methodology employed for this cost analysis consisted of first preparing
a set of detailed drawings defining each subassembly and each individual
component of the unit to be fabricated. A complete set of these drawings is
contained in Appendix B. Local vendors specializing in the particular
fabrication area involved for each of the piece parts were asked to provide
price quotations based on the component drawing for the quantities required
to cover the production rate range of interest.
These material costs were accumulated for later use in estimating the total
FOB factory cost of the assembly. In parallel with the acquisition of this
material cost data a process flow sequence was defined and an experienced
manufacturing engineer was employed to estimate the direct labor required
for each assembly step. The sum of the labor required for each step was
then adjusted for work productivity and other handling and equipment
3-48
w
M:
mV
J
FW
^ Y
	
W	 W Q
	
I-	 J 2 J
	
1- Q	 J 1-Q J W f
W G U W O2	 O `\z W Ow w O O
	
O O	 O O [1
	
O 4
	 1 q
H^
U N
K
w
ti
LL
J ^•
4 :u
^ v
^^^ tz
xw
r ^-
IV
O
^
GOO I-
T- 
\y\y/ \
/ O \N
N
c0
/\r
t
p
^ 	 I
i
II
a
I
t
,
N
wO
N
M
Lf] aN Y
• F-
ORIGINAL" . q
OF POOR QUALi'il(
^\ bC7Z vO
H 34J
N
wOOSH
2U
Y2H
C)
^- O
Z
u) ON wdQ QJ H
N ^
Z w
m
D]
WO DOZ W ^ wQ J U Ow U-.\ CD w ^
Z d
4 F-
D: GW Z
F O
N CJ
w
Y oL
J
O Y
Ol N
f =
N
W
F-
3 Z
3-49
r
v
a
L
CJO
T41L
0.
N
Y
A
QI
T
NL
O
k
C
O
JJ
S-
0U
tDN
I
M
v
L
D1
w
Table 3-18
	
Diode/Heat Spreader Assembly Design Parameters
Rated
Bypass
Current
Diode	 Cell
ManiifactureriRating
Cathode Heat Spreader Plate Anode Lead
Material
I
T w Material t w
(Amperes) (inches) (inches) (inches) (inches)
6 Semicon/20 Amp Copper 0.032 0.90 Copper 0.005 0.120
6 Semicon/20 Amp Aluminum 0.056 0.90 Copper 0.005 0.120
12 Semicon/40 Amp Copper 0.032 2.10 Copper 0.007 0.170
12 Semicon/40 Amp Aluminum 0.056 2.10 Copper 0.007 0.170
18 Semicon/50 Amp Copper 0.032 3.30 Copper 0.010 0.180
18 Semicon/50 Amp Aluminum 0.056 3.30 Copper 0.010 0.180
ORIGINAL PAGE M
OF POOR QUALITY
Table 3-19. Number of Bypass Diodes
Required as a Function of Module Area
Bypass
Current
Rating
(wnperes)
Annual	 hloaule
	
Production	 Kate	 (in 2)
1000 10,000 50,000
6 3,750 37,500 187,500
8 2,813 28,125 140,625
12 1,880 18,800 94,000
18 1,250 12,500 62,500
33 750 7,500 37,500
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i
e
downtime delays to produce the total estimated assembly labor for each
unit. The direct labor cost was then obtained by multiplying this total
time (in hours) by an average hourly rate of $10.80, which assumes a U.S.
assembly plant location.
The direct labor cost, when burdened with a 180 percent overhead rate, are
added to the total material costs, which are burdened by a 3 percent
material overhead, to obtain the total estimated cost to fabricate the
assembly. A 25 percent profit margin was applied to this cost to obtain the
estimated FOB factory price of the assembly.
3.7.1.2 Details of Process Flow
The cost of fabricating the three different sizes of bypass diode/heat
spreader assemblies was analyzed ba:,ed on the flow sequence shown in Figure
>{ 3-27 for the entire range of annual production rates from 1000 to ?00,000
units per year. It was felt that, even at the upper end of this range, the
rates are still sufficiently low to permit the use of the same basic process
described in the diagram. The assembly of the seven parts which constitute
a bypass diode/he , t spreader begins at the upper left of the diagram where
the pre-fabricated cathode heat spreader plate and anode lead are loaded
into soldering fixture along with the solder preforms and the diode cell.
The incoming diode cells are individually checked to verify polarity,
forward voltage drop at a specified test current, and leakage current at
50 V reverse voltage.
After passing through the tunnel oven the soldered diode/heat spreader plate
subassemblies are unloaded from the fixture and tested again, by the
measurement of forward voltage drop at a specified test current and leakage
current at a 50V reverse voltage, to verify that the soldering process
not destroy the integrity of the diodes. At this point the subassemblies
which have satisfactorily passed the electrical screening test are loaded
into vapor degreaser racks and cycled through the degreaser to remove
residual solder flux. The cleaned subassemblies are stored to await the
subsequent taping and insulation process step. The cathode plate and anode
lead insulating tapes are dispensed onto the soldered subassemblies which
have been removed from storage and placed in a locating fixture. The
assembly is cv-pleted ay installing the two layer silicone foamed tape
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J
thermal barrier.	 A final inspection is performea and minor rework is
accomplishL	 for to packing in cardboard boxes for storage and subsequent
shipment to the rri-dule manufacturer.
3.7.1.3	 Direct Labor Estimates7
The	 flow	 sequence	 described	 in	 previous	 section	 was	 used	 to	 estimate	 the
direct labor required for each step of the assembly process with the results
as	 summarized	 in	 Tables	 3-20,	 3-21	 and	 3-22.	 As	 the	 size	 of	 the	 cathode
heat spreader plate	 increases with	 the current rating of the assembly, 	 the
number of parts that can be loaded onto a single soldering fixture, which is
sized for the tunnel	 oven opening,	 decreases as	 shown	 in these tables.	 For
the	 range	 of	 production	 rates
	
to	 be	 considered	 in	 this	 evaluation,	 it	 is
d felt that this estimate of the direct labor hours per unit can be used, with
reasonable accuracy,
	
to predict the labor cost over the entire range. 	 Table
3-23	 summarizes	 the	 labor content	 for	 each	 of	 the	 three	 assembly	 current
ratings	 and	 includes	 several	 adjustments	 to	 this	 direct	 labor	 to	 reflect
j productivity factors,	 including:	 (1)
	
a	 50 minute working	 time	 per hour,	 (2)
a 20 percent, time loss due to parts handling and equipment downtime, 	 and	 (3)
a 98 percent overall	 process yield.	 The resulting adjusted direct labor per
unit is converted in a burdened labor cost, as shown in Table 3-24, 	 by first
x multiplying the hours per unit by the average hourly rate and then applying
a 180 percent labor overhead factor.
3.7.1.4 Production Cost Summary
The FOB factory cost of producing the three sizes of the encapsulated bypass
diode/heat, spreader assembly was estimated by combining the direct labor and
overhead costs from the previous section with the material cots as obtained
from vendor quotes for each piece part as defined by the detail drawings.
These material cost estimates are summarized in Tables 3-25, 3-26 and 3-27
for the 6, 12 and 18 ampere current ratings, respectively. Two materials
(viz., copper and aluminum) were considered for use in the fabrication of
the cathode heat spreader plate. The cost quotation obtained for these
parts indicate that there is no advantage to be gained by using aluminum for
this component. The increased difficulty in plating aluminum, relative to
 copper, is reflected in a differential plating cost which is more than
enough to offset the initial cost advantage of the aluminum.
r-
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Table 3-20. Direct Labor Estimate for the 6 Ampere Assemblies
Description of Operation
	 Labor-Seconds per Unit
Operation 10-Solder Diode Assembly*
-lU Place
	 Cathode	 Plates	 in	 Fixture 1.7
.20 Clean	 Parts	 With Alcohol 3.3
Position Diode
	 emp	 a e 0.2_
.40 Place	 Preforms/Flux	 in	 Fixture 3.3
.50 Place D50dis I.1
.60 Place Reforms /Flux 1.7
e70 CIf_an Anode Straps Wi	 h Alcohol 0.2
20 -glace Anode Wall in Fixture 1.7
Drop Fixture	 Holding	 Device and Latch 0.2
.TOU Piace Fixtured Parts in Oven 0.3
110 Bake Cycle/Cool	 Cyc e ---
WU Un load I ix	 ure	 emp late	 --- 3.3_
.130 Check Resistance and Etch Part GNP — 5.0
Load	 Parts
	
in	 Vapor-Degreaser Rack 3.3
Vapor-Degrease Cycle 0.3
.160 Store Rack	 or Doer.	 20 0.3
Sub-Total	 26.5
O p eration 20-Insulate Soldered Diodes
.l0 Strip Anode	 Tape 1	 8
.20 Place Soldered Assemn y	 in	 Template 2.9
Apply
 no e	 Tape 1.2
Strip Cathode-Tape 1.8
U Place /Press Cathode Tape 7.2
Remove Tap2d Assy From	 Template an	 - ',8
Invert on	 fa ble
.70 Strip Keys	 ie	 insulator 1.8
Apply/Press Insulator	 Around	 Diode 14.4
.90 Strip Top	 Insulation 1.8
.100 Apply/Press Top 	 Insulation 10.8
Place Completed	 Assembly	 in Storage	 ray 2.9
	
Sub-Total	 54.4
Operation 30-Diode Preparation
.10 Measure Diode Resistance/Record	 5.8
.20 Mark Cathode 700	 4.6
e g rease Cycle	 0.4
	
Sub-Total	 10.8
	
Tota 1	 91 . 7
(0.0255 Hrs.)
* Labor estimate is based on 35 assemblies per template load.
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Table	 3-21.	 Direct	 Labor Estimate
	 for the
	 12
1
• Description
	 of	 Operation
UR;C;I^r AL F 
.%OF
YOUk Q_11-Y
Ampere Assemblies
Labor-Seconds per Unit
Operation
	 10-Solder	 Diode
	
Assernbly*
.10	 Place
	 Cathode	 Plates	 in	 Fixture 1.7
.7J_ Cl ean	 Parts	 With	 Alcohol 3.4
.77­
 Position	 D	 Tefnp I ate 0.4
.40	 Place	 Preforms/Flux	 in	 Fixture 3.4
Pl ace	 Diodes 1.7
Pl ace	 Preforms/Flux 3.4
.7U
	
Clean Anode
	
Straps With ATC- ohol 0.4
Pl ace Anode
	
Straps
	 in	 Fixture 1.7
Drop Fixture o ingevic" elan Ta cam- 0.4
TO_(7 Place Fixtured Parts inO ven U.6
Bake	 Cycle/Cool	 Cycle ---
.7	 Un oad F ixture/Template 3.4
30 ChecK Resistance and 	 Etch	 Part	 Number 6.0
..140 Load Parts	 por-Degreaser Rack 3.4
.15J	 Vapor-Degrease
	 Cycle 0.6
Store	 Rdck	 for	 Oper.	 20 0.6
Sub-Total	 31.1
Operation 20-Insulate Soldered Diodes
I V J 6. 1 F ^l,n il de	 rT aue 1 .8
. 20 Place Soldered	 Assemo y	 in Template 2.9
^^p y Anode Tape 7.2
.40 Strip Cathode Tape
_
1.8
70 Place /P ress Cathode Tape 7.2
R emove Taped Assy
	 rrom	 femplate an 1.8
Invert on
	
Table
.IU Strip Keyhole	 Insulator 1.8 
//Press	 Insulator
	 Around Diode 14.4
.9U Strip flop	 nsu al-ion 1.8
-TOT pp y ress	 op	 nsu	 a	 ion 10.8
.IIU Place COMpleted	 Assembly	 in Storage Tray 2.9
	
Sub-Total	 54.4
Operation 30-Diode Preparation
.10 Measure Diode Resistance/Record	 5.8
.2U Mark Cathode Si e	 4.6
.30 Degrease Cy cle 	 0.4
	Sub-Total	 10.8
	
Tota 1	 96. 3
(0.0268 Hrs.)
* Labor estimate is based on 17 assemblies per template load.
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Table 3-22. Direct Labor Estimate for the 18 Ampere Assemblies
Description of Uperat_ion
	 Labor-Seconds per Unit
Ope r ation 10-Sold er Diode Assembly*
.10 Place Cathode Plates in Fixture
.20 Clean Parts With Alcohol
Position Diode lempiate
.40 Place PreforrTTs/F Tu x in Fixture
.50 Place Diodes
Place Preforms/Flux
.70 Clean Anode Straps With Alcoho l
Pl ace Anode Straps in Fixture
Drop Fixture Hc1ding Device an	 a c
Pl ace Fixtured Parts in Oven
.11 0
 Bake Cyc e/Cool yc e
.IZU Unload-- ^ izture7TempTate
.130 Check Resistance and Etch Part Nurn er
.140 Load Parts in Vapor-Degreaser ac
5	 apur-- ejc rease yc e	 --
.160 Store Pack for O per. 20
Sub-Total
Operation 20-Insulate Soldered Diodes
lU Strip Anode Tape
20 Place So dere Assembly in em; a
Appl y Anode J ape	 -
.40 Strip Catrho e Tape
.50 P 1 ace 7 P res­s­_75 t -h o_Je__7 ape
-GU--R--ee:nv ape s sy rom Temp aTT- Nr33----
-- I n  7r on aD I e
./6- Strip K yto e nsu I a tor
Appl y rFs s Insufator Around IJ1 _o_Te_--
	
.90 itrip Top Insulation	 --
. UO App  y/Press Top Insulation
.110 Pl ace -Completed Assembl y in S orb-- aagray
Sub-Tota'
Operation 30-Diode Preparation
1.6
3.2
0.8
3.2
1.6
3.2
0.8
1.6
0.8
1.2
6.4
5.6
3.2
1.2
1.2
35.6
1.8
2.9
7.2
2.9
14.4
1.8
1.8
14.4
1.8
10.8
2.9
62.7
5.8
4.7
0.7
iI .2_
Measure Dude Resistance/Record
,dark Cathode Side
Degrease Cycle
Sub-Total
Total	 109.5
(0.0304 Hrs.)
estimate is based on 9 assemblie,j per template load.
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Table 3 - 23. Summary of Direct Labor Requirements	 FOOR ^^ i'1L^iy
Assembly
Current
Rating
Direct Labor	 (Hrs.	 per Unit)
Adjusted for
(Amperes) Adjusted for Handling and Adjusted for
Unadjusted 50 Minute Hour Delays 98% Yield
6 0.0255 0.0306 0.0368 0.0375
12 0.0268 0.0322 0.0388 0.0396
18 0.0304 0.0365 0.0438 0.0447
Table 3-24. Direct Labor Costs
Assembly Adjusted Direct* Overhead Total
Current Labor Labor at Burdened
Rating Hours Costs 180% Labor Cost
(Amperes) Per Unit (1983	 $/Unit) (1983	 $/Unit) (1983 $/Unit)
6 0.0375 0,405 0.729 1.134
12 0.0396 0.428 0.770 1.198
18 0.0447 0.483 0.869 1.352
* Based on an average labor rate of $9.00/hour plus a 20% burden for
benefits = $10.80/hour
Figure 3-28 gives the estimated FOB factory price of the three assembly
current ratings as a function of annual production rate. It should be noted
that this price includes a 25 percent profit mark-up.
In support of this analysis, John-Watt Associates, Inc. prepared an
independent estimate of the price of the completed assemblies in the three
si..>s	 specified.	 The	 agreement	 between	 these	 independently-derived
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?']F POOR Q'-" ' Lll Table 3-25.	 Material Cost Summary for the 6 Ampere
Assembly (1983 $/Unit)
Annual Production Rate (Units/Year)
Component Description 1,000 10,000 100,000 200,000
Copper Cathode Plate 0.2850 0.160U 0.1530 U.1500
Aluminum Cathode Plate 0.3200 0.1890 u.1840 0.1810
Anode Lead 0.960U 0.8100 0.108U 0.0378
Solder Preforms 0.3450 U.0412 0.0068 0.0046
Diode	 Cell 0.2400 0.2000 0.1500 0.1350
Anode
	 Insulator Tape
--° 0.0850 0.0085 O.UO43
Cathode
	 Insulator Tape 0.25uu 0.1350 0.0135 0.0068
Tnermal	 Barrier Tape 0.2168 0.1278 O.IUU4 U.0652
Totals-
With Copper Cathode 2.366 1.606 0.556 0.416
oitn Aluminum Cathode 2.402 1.636 0.588 U.44b
•	 Included	 in	 the cost of the anode lead
° i	Includes	 an additional 3 percent burden for material	 overhead.
Table 3-26.	 Material Cost summary for the 12 Ampere
Assembly (1983 $/Unit)
Annual Production Rate	 (Units/Year)
Component Description 1,000 IU,000 IUD, UUU 2JU, UUU
Copper Cathode Plate 0.52SU U. 3670 0. 35 30 u.3480
Aluminum Cathode Plate 0.5800 0.3880 0.3820 0.3770
Anode Lead 0.9600 0.8100 0.1080 0.0378
Solder Preforms 0.3450 0.0418 O.UU74 0.0050
Diode	 Cell U.4200 0.35OU U.2650 U.2400
Anode	 Insulator Tape --" U.U850 0.0085 0.0043
Cathode	 Insulator Tape 0.7500 U.489U 0.0489 U.0245
Thermal
	 Barrier Tape 0.2168 0.1278 0.1004 0.U65U
Totals""
With Copper Cathode
	 3.314	 2.338	 0.918	 0.746
With Aluminum Cathode
	 3.370	 2. 35U	 U.94J	 U.776
* Included in the cost of the anode lead.
Includes an additional 3 percent burden for material overhead.
r
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Table 3-27. Material Cost Summary for the 18 Ampere
Assembly (1983 $/Unit)
Annual Production Nate (Units/Year)	 ^F 17^". "?
Component Description	 1,000	 10,000	 100,000	 '100,000	 P0 0f?	 '
Copper Cathode Plate 0.81UU 0.695U U.6850 0.6800
Aluminum Cathode Plate 0.8840 0.7050 U.6800 0.6690
Anode Leau 0.9600 0.8100 0.1080 0.0378
Solder Preforms 0.3450 0.0443 0.0099 U.0075
Diode	 Cell 0.59UU 0.51UU U. 3800 0.3352
Anode	 Insulator Tape --	 " 0.0850 0.085 0.043
Cathode Insulator Tape 1.5000 1.050U 0.105U 0.0525
Thermal Barrier Tape 0.2168 0.1278 0.1004 O.U6b2
Totals"
with Copper Cathode
	
4.555 3.422 1,439
aitn Aluminum Cathode	 4.631 3.432 1.434
°	 Included in the cost of the anode lead.
Includes an additional	 3 percent burden for material	 overhead.
B
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Figure 3-28. Estimated FOB Factory Price of the Encapsulated
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estimates was remarkably good with only a 40 percent difference at the worst
point, which was for the smallest part at the highest production rate.
3.7.2 COST OF C014VENTIONAL DIODES AND DIODE ENCLOSURES
The enclosures shown in Figures 3-29, 3-30 and 3-31 are marketed by AMP Inc.
for use with externally-mounted )hotovoltaic module diodes. These
enclosures are designed for mounting 'o the frame or rear surface of the
module, and in the latter two cases, t;9 junction box also contains the
mating connectors for module-to-module interconnecting wiring. The first
two housings are designed to accept axial lead diodes while the last
junction box, which is equipped with an extruded aluminum heat sink cover,
can be used to mount a D05 diode package.
Assuming a 1500C limit on PN diode junction temperature with a 40 o
ambient temperature, the AMP thermal performance data indicates that these
enclosures are capable of carrying forward diode currents of approximately
6, 8 and 30 amperes for the Figure 3-29, 3-30 and 3-31 enclosures,
respectively.
The selling price of these AMP products as a function of the quantity
purchased is given in Figure 3-32 [6] along with the price of typical
packaged diodes which might be used in these enclosures [7]. If the price
of the package diode is added to the price of the enclosure, the upper curve
in each case gives the total price of the assembly exclusive of the labor
required to mount the diode within the enclosure. It is apparent from these
data that the pricing policy for the axial lead diode connector differs
considerably from that used on the junction box enclosures. In fact, a
reasonable extrapolation of the plastic cover junction box data would show
cost parity with the axial lead diode connector enclosure at about 8000
units.	 These resulting prices are summarized in Table 3-28 for quantities
of 1,000, 5,000 and 20,000 units.
6
	
Private communication, M. Jones, AMP, Inc. March 3, 1983
r	 7
r
c
r
Private communication, L. LeBow, Semicon, Inc., January 12, 1983.
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Table 3-28. Selling Price (1983 $) of Packaged
Diodes in AM r , Inc. Plastic Enclosures
Quantity
Forward Current 	 Capability
Arn eres)/Confi	 uration
6/In-Line 8/J.8.	 with 30/J.B.	 with
Housin g Plastic	 Cover Heat S inK Cover
1000 2.50 3.90 7.80
5000 2.35 2.95 5.70
20000 2.15 -- --
i	
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3.7.3 COST COMPARIS014
Table 3-29 compares the estimated cost per unit of module area
	 the two
bypass diode integration approaches described above.
	 This comparison
assumes that the cost of mounting the plastic enclosure on the module frame
or rear surface is included as part of the other module assembly costs and
is equal to the cost of positioning and connecting the encapsulated
diode/heat spreader assembly within the module laminate. It is important to
note that the AMP Inc. plastic enclosure costs do not include the cost of
mounting the packaged diode within the enclosure. The footnote to Table
3-29 establishes the cost impact per minute of installation labor. At the 6
ampere bypass current rating level, an examination of these comparative
prices would indicate that it might be better to select xhe AMP Inc. axial
lead diode connector (Figure 3-29), but the user should first establish that
the installation of the axial lead diode can be accomplished in less than
2.22 minutes per unit l 14.22 3600 This installation procedure should
include the following steps:
•	 Removal of cover
•	 Check diode for continuity and polarity
•
	
	 Install diode including cutting leads to length and tightening
screw terminals
s	 Replacement of cover
It is apparent from these data that the AMP Inc. plastic covered junction
box is not cost effective as a bypass diode enclosure since its power
dissipation capability is only slightly better than the axial lead diode
connector whizh has considerably lower weight and size.
Again, at the higher rated current levels, the plastic junction box with the
heat sink cover would ;appear to have a cost advantage over the encapsulated
dioc^ approach but the issue is equally clouded by the unaccounted for
installation cost of the stud mounted diode. The exposed metal heat sink
i
	
	
also creates another installation cost penalty since it introduces the
requirement for the attachment of a separate grounding wire.
I&
;60s
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Table 3-29. Price Comparison Between Bypass Diode Integration
Approaches (1983 $/m2
 of module area)
f
Rt
hP'el	 o^
nnual	
d^^^
9
'roduction	 ^9^p
J
Encapsulated
Within Module
AMP	 Inc.	 Plastic
Enclosures **
6 12 18 6 8 30
to	 (m 2 of module area)
1,000 14.25 9.96 9.Ob 9.00 9.14 6.20
10,000 10.09 7.37 7.13 7.69 * 3.90
50,000 7.43 5.08 4.96
* No data &vailable
** Does not include the cost if mounting the diode within the enclosure.
Using the sane methuuology applied to the encapsulated diode costing
analysis, these prices per m 2 would be increased by the following
amounts for each minute of labor required to install a single diode.
Price Increase per Minute
Current
	
of Installation Labor per
Rating (Amperes)
	
Diode (1983 $/m2)
6
	
2.36
8
	
1.77
30
	
0.47
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Thus, from a cost standpoir;t there is no obvious advantage for one appruach
over another. If a junction box is required to accommodate module-to-modL,le
interconnecting wiring, it would seem reasonable to include the diode within
this enclosure if only one bypass diode is required for the module. If the
module electrical design requires multiple bypass diodes or, if a frameless
module with non-conductive exposed surface is contemplated, it would seem
reasonable to consider the encapsulated diode implementation.
3.8 PARALLEL BYPASS DIODE LOAD SHARING CONSIDERATIONS
3.8.1 PROBLEM STATEMENT
The current sharing among by pass diodes within parall?l-connected
photovoltaic modules is the subject of this task activity. When identical
modules, each containing a bypass diode, are connected in parallel, as
illustrated in Figure 3-33, the circuit current is shared among the
individual modules. In the normal power generation operating mode each
solar cell circuit element will contribute to the total circuit current in
accordance with the individual .nodule I-V characteristics so that a -ommon
voltage is developed across the parallel-connected group.
	
When circuit
operating conditions dictate a reverse voltage bias across a
parallel-connected group of modules the individual module bypass diodes will
conduct current in the forward direction. This total circuit bypass current
will be divided among the individual module diodes in accordance with the
forward conducting current-voltage characteristic of each diode so that a
common voltage drop is developed across the parallel -connected group. This
condition of forward conducting current sharing is illustrated in
Figure 3-34 for two parallel bypass diodes, D1 and D2. If these two diodes
have identical forward current-voltage characteristics, the total circuit
bypass current, I T, will be divided equally between the two diodes.
However, in reality these characteristics will not be identical due to
inherent manufacturing tolerance and differences in the operating junction
temperature of the two diodes. This imbalance in forward characteristics
will result in an unequal division of bypass current between the t;vo
parallel	 paths.	 This unequal
	 current sharing may cause a d od•!
overtemperature condition due to the fact that the individual bypass '4
are sized to dissipate only the power associated with conductin g the moui_le
rated short-circuit current. The concern also exists that an initial small
3.67
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Figure 3-33. Parallel Interconnection of Photovoltaic Modules
Containing Individual Bypass Diodes
I
imbalance may lead to catastrophic thermal runaway condition where the in-
creased current leads to increased diode junction temperature resulting in
still more current imbalance until diode failure results from an over-
temperature condition.
The current sharing among parallel diodes of the same type can be equalized
by the inclusion of a small series resistance in each bypass path. In ad-
dition it is possible to shunt the total bypass current through a single ex-
ternally-mounted bypass diode which is sized by the array circuit designer
to accommodate the entire string short-circuit current.
3.8.2 CIRCUIT ANALYSIS
3.8.2.1 Modelling of Diode Characteristics
As the first step in the circuit analysis of parallel-connected bypass
diodes, it is necessary to develop an algebraic expression representing the
forward current voltage characteristics of each diode type to be con-
sidered.	 Figure 3-35	 shows	 such	 a	 set	 of	 temperature-dependent
characteristics for a PN junction diode of the type which mi ght he used in a
photovoltaic module bypass application. 	 The forward voltage drop (Vf)
across, this diode can be modelled as a function of forward current (If)
and junction temperature (T j ) by the following expression:
V f
 = 0.733635-0.0016945Tj
+ (0.137915+0.0003367Tj )log If
+ (0.03(141+5.9388x)0
-5Tj-4.6085x10-7T^)(loglf)2
which accurately represents these data over the range 0.1 < I f < 20 Amperes
and -50< T  < 1750C.
A similar set of characteristics for a typical Schottky diode is given in
Figure 3-36.	 The nature of the variation of these characteristics with
temperature is not amenable to a simple expression of the type given above
for the PN junction diode, but it is possible to fit these empirical data r.
a third order polynomial of the form:
V  = A+81og I f+C(log I f ) 2 +D(log If)3
[.	 3-69
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where the values of the coefficients are as given in Table 3-30 for the four
junction temperatures. When used in this expression, these coefficients
will produce close agreement with the empirical data over the range
0.l<I f <20 amperes.
Table 3-30. Curve Fitting Coefficients for the Schottky Diode
Junction
Temperature A B C D
oC
-55 0.47728 0.058772 0.027137 0.026379
25 0.3548 0.064366 0.036993 0.029740
75 0.30886 0.016061 0.032102 0.04941
125 0,28276 0.011542 0,029399 0.04419
3.8.2.2 Parallel-Connected Diodes of the Sane Type
The results of a circuit analysis of two parallel-connected P/N junction
diodes is shown in Figure 3-37 where the ratio of the current flow in each
diode is plotted as a function of total bypass current, I t , for various
values of the junction temperature of diode number 2 considering the
junction temperature of diode number 1 to be constant at 50 0C. This
temperature difference forces a shift in the current-voltage characteristics
of the two diodes, as illustrated in Figure 3-38, with the higher
temperature diode having a greater current flow at a given forward voltage
drop. The two operating conditions shown on Figure 3-38 (points a and b)
have been reflected as the corresponding points on Figure 3-37 to illustrate
the relationship between the actual operating points on the forward
current-voltage characteristics and the results of the circuit analysis. It
should be noted that, in this analysis, temperature has been used as the
mechanism to force a difference between the two diode characteristics, but
differences of this magnitude can also result from the normal variation
among individual diodes of the same type and supplier.
Figure 3-37 shows that a significant current imbalance can result as the
junction temperature difference is increased. At a total bypass current of
3-72
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30 amperes, the 400 C junction temperature difference will result in a cur-
rent split of 11.46 amperes in diode No. 1 and 18.54 ampere in diode No. 2.
If the 30 amperes represents the total rated short-circuit current of the
branch circuit and if each individual module bypass diode has been designed
to accommodate only the short-circuit current of the module, this diode
temperature difference, however derived, will result in 3.54 amperes of ex-
cess current in diode No. 2. If this temperature difference was to occur
near the upper limit of the allowable junction temperature range, such a
current overload could cause this limit to be exceeded.
The addition of a series resistance in each bypass path will reduce the cur-
rent mismatch as shown in Figure 3-39, where the R=0 curve represents the
1 j2=900 C curve from Figure 3-37. At 20 amperes of total bypass current,
the addition of 0.05 ohms in series with each diode will change the current
split	 from	 I I =7.40/I 2 = 12.60	 amperes	 to	 I 1 =9.55/I 2=10.45	 amperes.
The influence of this series resistance is shown graphically in Figure 3-40,
where the voltage drop across the series resistance at a given forward cur-
rent value has been added to the diode voltage drop to obtain the total
tbypa ss path potential difference represented ti.. he two dashe dP P- P-- P^ ^a 
t
he ^ ^ ^ ^^^^d curves.
Thus, it is apparent from the two operating conditions shown (c and d) that
the current mismatch between the parallel paths has been significantly
reduced by the change in the slope of the forward conducting characteristic
caused by the series resistance. The penalty for this improvement in cur-
rent sharing is increased total circuit voltage drop and associated power
dissipation under forward conducting bypass conditions. The consequences of
this increased total voltage drop must be carefully evaluated with respect
to the array circut design ;f there are normal array operating conditions
which require multiple bypass diodes within a single branch circuit to
conduct at the same time. Under such conditions the increased voltage drop
associated with the bypass series resistance may cause a disproportionately
large decrease in the output contribution from the affected branch circuit.
Table 3-31 summarizes the power dissipation by component in each of the
bypass paths as a function of total current and series resistance value.
These data can be used to address the question of whether thermal runaway is
possible under any of the conditions considered in this analysis. For a 20
ampere total bypass current, Table 3-31 shows that the diode dissipations of
F..
I
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6.01 and 10.23 watts can be expected for diodes Nos. 1 and 2, respectively,
which are operating with a 40°C temperature difference. When this is com-
paredto the thermal resistance characteristics of two typical bypass diode
mounting approaches, as shown in Figurc 3-41, it is apparent that these
" mounting designs will not allow this temperature difference to be developed
with 4.22 watts of increased dissipation. Thus, there is no possibility of
'. thermal rune-way if the PN ,junction diodes are adequately packaged and
counted.
3.8.2.3 Parallel-Connected Diodes of Different Types
In the previous section it was shown that a small resistance in series with
each bypass diode could significantly improve the current sharing among
individual module bypass diodes of the same type in a parallel-connected
group. The additional voltage drop associated with this series resistance
when the bypass diodes are required to conduct the circuit current during
periods of anomalous module operation due to shadowing or permanent circuit
degradation must be carefully evaluated to dete mine the loss in circuit
power generation capability at the system operating voltage.
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Figure 3-41. The Thermal Resistance of Two Types of
Bypass Diode Installations
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Mother method for limiting the ov:rcurrent condition in an individual
module bypass diode, which does ;iot contribute to an increased voltage drop
in the affected circuit, involves the use of an externally-mounted diode as
illustrated in Figure 3-42. The external diode must be sized to carry the
entire circuit short-circuit current at a voltage drop which is
significantly less than that possible through the parallel internal bypass
paths. If the internal bypass diodes are PN ,junctio nj devices, arranged as
one series-connected diode per module, then the use of an external Schottky
device, with its lower voltage drop at a specified current, will assure the
preferrential flow of bypass current through the external circuit. The re-
sults of a circuit analysis of this condition are summarized in Figure 3-43,
where the current ratio is plotted as a function of both the ,junction
temperature of the PN diode and the resistance in the Schottky diode path.
•
•
Figure 3-42. Parallel Interconnection of Photovoltaic Modules
Containing Individual Bypass Diodes with an External Diode
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This analysis has been performed for a total bypass current of 20 amperes
and with the junction temperature of the Schottky diode fixed at 750C.
With no re eIista.;^e in the Schottky diode path and with equal diode junction
temperatures, Fic,ure 3-43 shows that the Schottky diode will carry 160 times
more current than the PN junction device. The magnitude of this current
difference will decrease somewhat as the junction temperature of the PN
diode is increased relative to the Schottky device. With a 100 0C junction
temperature difference, the Schottky wiil still carry over 12 times more
current than the PN diode. The introduction of series resistance in the
Schottky diode path will have a significant effect on this current split.
The addition of 0.01 ohms in se r ies with the Schottky diode (equivalent to 6
feet of the AWG 12 solid copper wire at 250 C) will cause the current in
the Schottky to decrease from 160 to 9 times the current in the PN device
for the case of a 750C junction temperature in both diodes. This
sensitivity to series resistance in the Schottky diode path must be care-
fully evaluated as part of the array circuit design if this method of bypass
diode protection is to be employed.
3.9 BYPASS DIODE RELIABILITY CONSIDERATION$
3.9.1 PROBLEM STATEMENT
The reliability of a diode used in a bypass application within a photo-
voltaic module can be defined as its ability to continue to perform its
intended design function under the electrical loading conditions and
environmental influences. The failure of a diode used in this application
could manifest itself as one or more of the following anomalous conditions:
1. A short-cirruit resulting in the loss of the power generated by the
cells within the bypassed group and a reduction of the branch
circuit voltage which is proportional to the number of series-
connected cells within the bypassed group;
2. An open-circuit diode failure resulting in the elimination of the
bypass function which could lead to increased solar cell "hot-spot"
heating under shadowing or other circuit failure conditions;
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3. An increase in the reverse leakage current resulting in an increase
in the shunt power loss during normal solar cell circuit operation;
or
4. An increase in 'orward voltage drop at a given current level and
temperature which results in increased bypass diode power dis-
sipation under soi,:r cell circuit shadowing or failure conditions.
The first of these possible anomalous conditions is of the most concern
since it has an immediate and lasting effect on the circuit output power.
3.9.2 BYPASS DIODE OPERATING CONDITIONS
A photovoltaic module bypass diode operates in a manner which is
characterized by the following conditions:
a. Prolonged operation with the periodic application of a relatively
low reverse voltage. This reverse voltage will generally be less
than 15 vdc and will be applied as 12 hours "ON" followed by 12
hours "OFF". Since there will be negligible diode power dis-
sipation during this period the diode temperature will approximate
the solar cell temperature. This temperature will approach the
ambient temperature during nighttime or "OFF" periods and will be
elevated above the ambient temperature during daylight periods by
i
an amount which varies with the solar intensity and wind speed and
direction.
b. Occasiona l operation in a forward current conduction mode at a cur-
rent which will vary with the insolation level and circuit loading
conditions. As a minimum this forward conduction mode can be
assumed to be that associated with the "hot-spot" endurance
exposure as defined in UL 1703, "Proposed Standard for Safety -
F1ax-Plate Photovoltaic Modules and Panels." 	 In this procedure
`
	
	 representative cells within the module or panel are subjected to
simulated reverse voltage hot-spot heating conditions for a total
i, of 100 hours. If such a module were to contain a bypass diode, the
diode would be forward conducting during periods of cell reverse
voltage ".Qating resulting in a localized diode heat dissipation.
Thus, for the purposes of establishing a representative bypass diode
operating profile over a 20 year array design lifetime, it might be
reasonable to include both of these conditions through the formulation of a
two part profile with the following features:
I .
	
	 Reverse voltage operation for 87500 hours at 15 vdc with an annual
average bypass diode temperature !T D) as given by:
TD = mS+T
where
S = annual average insolation intensity (kW/m 2)
T = daylight average ambient temperature (oC)
m = an empirically determined coefficient. A value of 40 is
typical of a roof-mounted module installation
The annual average reverse bias bypass diode temperature calculated
from this relationship is listed in Table 3-32 for the 26 SOLMET
TMY site locations.
2.
	
	
Operation in the forward conducting mode for 100 hours at a current
corresponding to the solar cell circuit short-circuit current at
100 mW/cm2 AM 1.5 illumination and at the NOCT. The diode
temperature shall be calculated at this dissipate condition with an
assumed background temperature equal to the NOCT.
3.9.3 RECTIFYING DIODE RELIABILITY
The factors influencing the reliability of discrete semiconductor devices
are addressed by Herr, et al., of the General Electric Company in
Reference [8]. The usual failure pattern for such components is the
familiar "bathtub" curve shown in Figure 3-44. The first portion of this
curve is characterized by a sharply increasing and then a steadily
decreasing failure rate during the burn-in portion of device life. After
this initial burn-in period, where the failures can be attributed to
workmanship faults not detected during the manufacturing process, a period
of relatively constant failure rate can be expected.	 The final portion of
8.
	
	
Herr, et. al., "Reliability Evaluation and Prediction for Discrete
Semiconductors", IEEE Transactions on Reliability, August 1980, Volume
R-29 Number 3-Catalogue No. ISSN0018-9529.
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Figure 3-44. Semiconductor Failure Rate As a Function of Time
the failure rate profile is characterized by increasing device failures
identified as a wear out phenomena. This portion is extremely difficult to
define and will vary depending on the method of fabrication and the applied
stress. This increasing failure rate can be introduced by such mechanisms
as thermal fatigue of the solders between the silicon die and the mount (due
to repeated cycling of junction temperature while the case is at a more or
less fixed temperature), by fatigue of internal construction (due to
mechanical stress), or by bulk defects. Little data are available from
either life tests or system field tests to permit an accurate picture of
this portion of the curve. In sharp contrast to the early life failures,
that may be characterized as workmanship faults, the failures which occur in
the wear out period are believed to be a result of basic design limitations.
Accelerated testing of the two types illustrated in Figure 3-45 is commonly
used to evaluate early designs of new products and process changes and to
acquire failure rate data. The first of these, called step stress testing,
is usually used for exploring the capability of a device in a stress domain
of increasing magnitude. The sample size is generally small and the time
duration at each stress level is short. Consequently, the results of this
testing are not useful in determining failure-in-time patterns because of
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Figure 3-45. Accelerated Testing Options
the cumulative effect of the several levels of stress on the device per-
formance. The stress-in-time tests, which is the second method illustrated
in Figure 3-45, is more suited to this objective since device performance is
evaluated at constant stress as a function of exposure time. Three levels
of stress are commonly used with a sample size of from 20 to 100 or more
devices. Each group of samples is subjected to each of the established
stress levels for a duration of at least 1000 hours. This testing method
can be used to obtain failure rate data which forms the basis for a plot of
the type shown in Figure 3-46 for a typical rectifying diode. The pre-
dominant failure mechanises found in semiconductor devices are related to
junction temperature and fit the Arrhenius model as shown in the figure. It
is important to note that the basis for this failure rate data is a
rectifying application with a 60 Hz sinusoidal waveform. The criteria for
failure are also consistent with this application and generally include a
low threshold of leakage current (10 to 500 PA) at a specified reverse
voltage as well as a small change in the forward voltage drop (10 to 100 mV)
at a specified forward current.
The data represented by Figure 3-46 applies to the useful life portion of
the failure rate curve, and, as such, assumes that the vast majority of the
i
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Figure 3-46. Failure Rate for a Typical Rectifying Diode
workmanship failures have been uncovered during a burn-in period. The
failure rate during this burn-in period is significantly higher as il-
lustrated by data supplied by Semicon Inc. on power rectifier numbers
JANTXlNI184 and JANTXlN1204A. When these two diode types were subjected to
the burn-in test as defined in MIL-S-19500 and illustrated in Figure 3-47,
failure rates of 3.31 and 3.39 percent resulted for the 1Nll84 and 1N1204A
diodes, respectively. These burn-in failure rates are 11 and 6 times
greater than the 175 0C and 100 percent voltage point from Figure 3-46 for
the two diode types, respectively.
MIL-HDBK-217D [9] establishes a uniform method for predicting the re-
liability of electronic equipment. 	 This methodology represents the failure
9. MIL-HDBK-217D, "Military Handbook - Reliability Prediction of
Electronic Equipment," 15 January 1982.
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Figure 3-47. MIL-S-19500 TX-Type Diode Burn -in Test Definition
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v  = 100 v (for 1N1184)
= 400 v (for 1N1204A)
Diode Case Temperature = 1750C
Test Duration = 96 hours (for 1N1184)
= 168 hours (for 1N1204A)
Failure Criteria
AI R
 = 100 percent or 100 µAdc, whichever is greater (for 1N1184)
= 100 percent or 20 µAdc, whichever is greater (for 1N1204A)
A o f = ± 0.1 v from the Initial value
rates of discrete semiconductor devices by the relationship:
/t = k ( 11E x [I A x q Q x 11  x CI S2 x 11 C ) failures/106 Hours	 Eqn (1)
where x b is a base failure rate and the other multiplying factors ere ap-
plication dependent modifiers as described in Table 3-33. General pig-pose
silicon rectifying diodes, which are of interest for photovoltaic bypass
applications, are identified as Group IV in accordance with this calculation
procedure. The base failure rate for Group IV silicon diodes is given by:
0.172 exp 	 -2138	 1 + (273+T+15051 17.71	 Eqn (2)
273+T+15051	 `	 448 J	 Jf
where
T	 = the operating temperature, ambient or case, as applicable (oC)
S	 = the stress ratio of operating electrical stress to rated
electrical stress
S	 a lop (CF)
IMAX
I Op = operating average forward current
I
MAX = maximum rated average forward current at Ts
Ts
 = maximum ambient or case temperature at which 100 percent of the
rated load can be dissipated without causing the specified maximum
junction temperature to be exceeded.
CF = stress correction factor
The stress correction factor (CF) is defined based on the conditions of
device rating as enumerated in Table 3-34.
An estimate of the expected part failure rate is obtained by multiplying
this base rate by the produrt of the various modifying factors defined in
Eqn (1). Table 3-35 presents the values of these six factors for a
general-purpose silicon rectifying diode as obtained from MIL-HDBK-217D.
r
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Table 3-33. Multiplying Factors for Part Failure Rate Models
FACTOR
	
DESCRIPTION
ti
I] E Environment	 - f.:.	 vunts for	 influence
of environmental	 factors other than
temperature.
	
Related to application
categories
n Quality - Accounts for effects of
different quality	 levels.
FIA Application - Accounts for effect of
application	 in	 terms	 of circuit
function.
17 R Rating - Accounts for effect of
maximum power or current rating.
FI C Construction - Accounts for effect of
multiple devices	 in	 a single
package.
I1l S2 voltage Stress	 - Adjusts model	 for a
second electrical	 stress	 (application
voltages	 in	 addition to wattage
included within	 ?eb.
For each parameter the appropriate table has been marked to indicate the
value which best describes the bypass diode application. The twenty
environment categories listed in Table 3-35(a) range from a benign ground,
G8 , condition to a cannon launch, C
L
, with a fixed ground, G F , being
selected as the most representative for the photovoltaic bypass applica-
tion. As shown in Table 3-35, the product of the selected values of the six
factors equals 614.3.
Using Figure 3-48 as a typical silicon PN junction diode temperature Be-
rating curve, and assuming that the diode is operated at a IOP/IMAX
ratio of 0.5, the CF value can be calculated as:
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 > 25oC
TMAX < 1750C
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TMAX-TS
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Ts	
TMAX
Case Temperature (OC)
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Table 3-•34. MIL-HDBK-217D Silicon Diode Derating Conditions
CF	 T
Conditions
	 Value
	 Value
T S
 = 250 
175 < 
TMAX `S 200oC	
1.0	 T = TC
r
T S
 : 25oC
	
175-TS	 T = T C
175 <- 
TMAX < 2000C
	
150
T S
 = 250 
	
T MAX- 25
	
T = T  + (175-T 
MAX )
TMAX < 1750C
	
150
Application [lA
Analog Circuits	 ( 5500 ma.) 1.0
Switching	 (< 500 ma.) 0.6
Power Rectifier	 ( 2 500 ma.) 1.5
Power Rect.	 (H.V.	 Stacks) 2.5/,junction
V max > 600
(e)
rQuality  Level [(Q
JANTXV 0.15
JANTX 0.3
JAN 1.5
Lower" 57.0
•Hermetic packaged devices.
•"Devices sealed or encapsulated
with organic material.
(c)
Contact Construction [(
C
Metallurgically Bonded 1
Non-metallurgically Bonded 2
(Spring loaded contacts)
Plastic"	 15.
Current Rating
	
n R(amps.)
<	 1	 1
1	 to	 3	 1.5
3 to 1 0 2.0
10 to 20 4,0
20 to 50 10.0
(d)
5 2
 (Percent)
	
n S
2
0 to 60
	 0.70
70	 0.75
80	 0.80
90	 0.90
100	 1.0
(f)
Table 3-35. The Evaluation of Multiplying Factors for General
Purpose Silicon Diodes 	 ORIGINAL PAGIE (a
(a)	 (b)	 OF POOR QUALITY
T
i
Environment
nE
GB 1
S E 1
G 3.9
N SB 4.8
4.8
AIT 12
MP 12
M FF 12
MFA 17
GM 18
N H 19
NUU 20
ALT 20
NU 21
AIF
25
ARW 27
U SL 36
AUF 40
ML 41
C L 690
= 614.3
n  n
A nQ nR 
nS2 
Tic
V  ^ diode reverse voltage.
3-93
Voltage Stress, 52 = Applied V 	 x 10
Rated V 
r
3±
B.. lil
OF pl •0OR Q'iJAL1TY @^
6
Q
g^
gg6
C
j
b of 8WWM I V
Figure 3-48. Typical Silicon PN Junction
Diode Temperature Derating Curves
CF = 17
—TT	
175-129 = 0.307
IE7
with a corresponding S value or
S = IOP (CF) = (0.5)(0.307) = 0.154
IMAX
Under these conditions the expected failure rate is given by:
n	 614.3 (0.172) ex
	
2138l
	
TP	 p	 296+T/ +(
296+	 17.7
]448 ) 	failures/106 Hours
where
T = the operating diode case temperature (oC)
This relationship is plotted in Figure 3-49 over the case temperature range
from 50 to 1750C.
i	 3.9.4 ASSESSMENT OF BYPASS DIODE RELIAGiLITY
The applicability of available diode reliability data of the type described
in the previous section to the condition of bypass diode operation was
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Figure 3-49. Failure Rate of a Silicon Rectifying
Diode Using The MIL-HDBK -217D Methodology
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addressed through personal contacts with several semiconductor
manufacturers. No failure rate data is available for the operation of power
diodes in the continuous do reverse voltage blocking mode which is typical
of the normal bypass diode operating condition. There is a general agree-
ment among experts in this field that the continuous do reverse voltage
operation will tend to ircrease the leakage current with time compared to a
normal ac rectifying application. However, the failure limit for reverse
voltage leakage current in a photovoltaic module bypass application can be
many orders of magnitude higher than that for the power rectifier and still
operate satisfactorily. Consider a 6 ampere rated bypass circuit design
where a 0.5 percent power loss due to diode leakage is allowed. Under these
conditions the circuit can tolerate up to 30 mA of leakage current before
the diode is considered to have failed. The reverse leakage current of a
typical power rectifying diode is characteristically insensitive to exposure
time at a given value of imposed reverse voltage. An order of magnitude in-
crease in exposure time is generally required before a detectable increase
in leakage current occurs.
Notwithstanding the obvious shortcomings in the available failure rate data
as it might be applicable to the bypass diode operating conditions, it is
possible to draw certain conclusions based upon rectifying diode data. For
the photovoltaic module bypass application, the diode reliability will be
almost exclusively determined by the reverse bias operating Conditions since
the exposure time under these conditions is many orders of ma gnitude larger
than the expected exposure to a forward conducting operating condition.
Fortunately, the average junction temperature under these reverse bias
operating conditions is relatively low; with 45 0C being the maximum ex-
pected average temperature for a US site location. Also the magnitude of
the reverse voltage is a small fraction of the lowest available rated value
for PN junction devices. These two factors combine to yield a low failure
rate for this diode application based on the available data. If Figure 3-46
is assumed to represent the failure rate of such diodes, then these
conditions should yield 0.000015 failures per 1000 hours of operation or a
0.0013 device failure probability over the 20 year design life of the
terrestrial array.
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3.10 DIODE CELL THERMAL CYCLE TESTING
Semicon PN junction diode cells of two different sizes and ratings (510976
and 510977) were soldered to small 0.032 inch thick copper heat spreader
plates and subjected to 100 thermal cycles between the temperature extremes
of 150 and 400C. The dual chamber thermal cycling apparatus pictured in
Figure 3-50 was used to obtain the temperature profile shown in Figure
3-51. With this apparatus, which conveys the specimens in a wire blanket
elevator between the hot chamber at the top and the lower cold chamber, it
is possible to obtain cycle time durations of approximately 26 minutes with
at least 5 minutes of dwell time at each of the temperature extremes.
Prior to this temperature cycling exposure each of the six specimens of each
diode cell	 type was screened to determine electrical 	 characteristics,	 both
forward and reverse, and to quantify the initial 	 thermal	 resistance between
the device junction and the heat spreader. 	 The equipment pictured in Figure
3-52 was used to determine these thermal 	 resistance values in much the same
way	 as	 described	 in	 Appendix	 A	 where	 individually	 determined	 curves	 of
forward voltage drop (at a 0.5 ampere test current) versus temperature are
used	 to	 determine	 the	 Junction	 temperature	 during	 high	 power	 pulse
operation.	 This power pulse is interrupted on a repetitive 5 percent duty
cycle to permit the determination of Junction temperature by the measurement
' of diode forward voltage drop at the established 0.5 ampere
	 test current.
Using the previously determined calibration curve and extrapolating the for-
ward voltage drop measurements back to the instant of power pulse interrup-
F tion it is possible to calculate the device thermal resistance.
The results of these measurements are summarized 	 in Table 3-36 along with
the corresponding values obtained after the 	 thermal	 cycling	 exposure.	 In
all but two cases there was a significant increase in the thermal resistance
between	 the silicon die and the 	 heat	 spreader.	 Such changes	 are	 usually
indicative of a propagation of the void area in the solder Joint and it is
probably safe to assume that the solder Joint between the diode cell and the
heat spreader is more susceptible to this occurrence since it was made using
a	 less	 fatigue	 resistant	 Sn62	 solder	 in	 an	 uncontrolled	 hand	 soldering
operation without the use of forming gas.
	 It is also	 interesting	 to note
that	 the	 largest	 changes	 in	 thermal	 resistance	 are	 associated	 with	 the
I
., smaller	 R-type	 specimens.	 This
	 appears	 to	 be	 contradictory	 with	 the
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Figure 3-50. Thermal Cycle Test Apparatus
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Figure 3-51. Typical Thermal Cycle Temperature Profile
predictions of theory which would assign the larger solder stress to the
larger area device.
The electrical properties of the specimen diodes subjected to this
temperature cycling exposure were nominal to start and were not
significantly degraded by the exposure. In fact in several cases there was
an improvement in the high ( >400 volts) reverse voltage stability of the
device.
I	 `
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Figure 3-52. Thermal Resistance Measurement Equipment
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Table 3-36. Thermal Resistance Measurements Before
and After Temperature Cycling
Specimen
Identification
Junction-to-Sink Thermal(l)
t	 oC Percent
ChangeBefore	 erma ter er+^^
Number Cycling Cycling l
R1 (3) 0.35 0.58 + 66.
R2 0.35 0.75 +114.
R3 0.25 0.42 + 68
R4 0.39 0.80 +105.
R5 0.29 2.00 +590.
R6 0.36 0.70 + 94.
G1 (4) 0.22 0.76 +245.
G2 0.55 0.65 + 18.
G3 0.22 0.26 + 18.
G4 0.30 0.52 + 73.
G5 0.23 0.40 + 74.
G6 0.26 0.45 + 73.
(1) Includes the thermal resistance of a grease interface between the
cathode plate and the heat sink. The calculated thermal
resistance of this interface is 0.2 0C/watt based on nominal
values for contact area and grease film thickness.
(2) 100 cycles between 150 and -400C
(3) R designates the S10976 device
(4) G designates the S10977 device
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SECTION 4
CONCLUSIONS AND RECOMMENDATIONS
The lamination of bypass diodes within the module encapsulant solves many of
the problems associated with the mounting of conventional packaged diodes
external to the module, including: (1) the location of a suitable mounting
area which is large enough to accommodate the rather bulky diode package and
associated heat sink, (2) the electrical isolation of the diode case, which
is usually the cathode connection of the diode, from the metallic heat sink,
(3) the electrical bonding of the metallic heat sink to the module or array
structural ground, and (4) the isolation of the electrically active parts of
the bypass diode assembly from contact by personnel.
The soldered assembly of the diode cell to the heat spreader plate can be
conveniently laminated on the rear side of the solar cell circuit where
direct connections to the cir l:uit terminations are possible. This relative-
ly thin package can be readily accommodated within the existing encapsulant
system where it is electrically isolated from the surroundings and environ-
mentally protected.
Pad-mounted PN ,)unction diodes of the type supplied by Semicon as a com-
mercial product line are ideally suited to this application.
The heat spreader plate size required to accommodate the diode heat dis-
sipation associated with a particular short-circuit current rating can be
determined from experimental data obtained on representative module segments
containing diode/heat spreader assemblies of various sizes. These data
yield a recommended plate size versus diode heat dissipation relationship as
shown in Figure 4-1. There was a large discrepancy between these experi-
mental results and the predictions of a multi-node thermal model. Further
work remains in the improvement of this thermal model to more accurately ac-
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Figure 4-1. Recommended Encapsulated Diode Heat Spreader Plate
Size Based on Limited Experimental Data
A comparative cost analysis of the encapsulated diode cell mounting approach
versus the external enclosure mounting of a packaged diode has revealed no
strong cost related incentive for one approach over another. In cases where
the requirement for multiple module bypass diodes would require the repeated
penetration of the module encapsulant for connections to externally-mounted
diodes, it would seem logical to mount the diodes as an integral part of the
encapsulation system so that no intermediate penetrations are required.
The use of a single module-mounted bypass diode must be questioned on the
basis of intended function since such an application will not enhance the
survivability of the module in the hot-spot heating test environment, as
defined by the proposed UL standard, and the
	 inclusion	 of	 a	 single	 bypass
diode at the module level	 may only complicate the array circuit design by
introducing problems of-current sharing among these individual module diodes
if the array circuit designer wishes to employ a parallel -connected group of
modules	 as	 a	 circuit	 element.	 Under	 such	 circumstances	 current	 sharing
among	 parallel-connected diodes can be forced by	 the	 inclusion	 of an	 ap-
propriately selected series resistance value in each bypass path. 	 The mag-
nitude of the voltage drop in each forward conducting bypass path will 	 be
significantly
	
increased	 by	 the	 presence	 of	 this	 additional	 resistance.
This,
	
in turn, may cause a	 disproportionately large decrease 	 in the power
output	 capability	 of	 the	 affected	 branch	 circuit	 at	 the	 system	 output
i
voltage which is determined by the maximum power operating point of the un-
affected source circuits.	 This shortcoming can be avoided by the use of an
externally-mounted	 bypass	 diode	 which	 is	 selected	 by	 the	 array	 circuit
designer	 and	 sized	 to	 accommodate	 the	 bypass	 current	 from	 all	 parallel-
connected modules 	 in	 the bypass	 group.	 Virtually	 all	 bypass current will
flow	 through	 this	 large external	 diode	 if	 its	 forward	 voltage	 drop,	 when
passing	 this	 current,	 is	 significantly	 less	 than	 the	 individual	 module
( diodes.	 Such	 a	 situation	 can	 exist	 if	 the	 le"cie	 external	 diode	 is	 a
t Schottky device and the single module diodes are PN ,unction devices or if
multiple,	 series-connected	 PN	 junction	 devices	 are	 used	 as	 module	 bypass
diodes with a single large PN Junction diode used as the array bypass diode.
•	 4
The	 photovoltaic	 module
	
bypass
	
application	 is	 not	 particularly	 demanding
relative to the conventional	 rectifying application for power dudes. 	 The
operating environment for a photovoltaic module bypass diode 	 is character-
ized by a prolonged exposure to a low level reverse voltage (-0 vdc during
nighttime periods and typically 15 vdc during daytime periods). 	 Under these
a
reverse	 voltage	 conditions	 the	 diode	 temperature	 varies	 from	 near	 the
ambient air temperature during nighttime periods 	 to a	 temperature approx-
imately equal	 to the module operating	 temperature during	 daytime	 periods.
Occasionally the diode may be required 	 to perform	 its bypass	 function by
conducting the circuit current in the forward direction.	 Under these con-
ditions	 the	 diode	 junction	 temperature	 could	 approach	 the	 maximum	 rated
ff
L.:
value,	 but the time	 spent in this mode of operation 	 is	 several	 orders of
magnitude less than the time spent in the reverse voltage operating mode.
4-3
Diode failure rate data is available for a rectifying application where the
excitation source is a 60 Hz sinusoidal waveform and where failure is de-
fined as a relatively small change in reverse leakage current. The applica-
tior, of this data to the do blocking operation of a bypass diode leads to
the general conclusion that, with proper design, the bypass diode failure
rate will be sufficiently low so that their inclusion can be justified on
the 'iasis of an overall array reliability improvement over a 20 year design
lifetime.
The thermal resistance between the diode junction and the heat spreader is a
critical element in the determination of diode junction temperature (and,
hence, reliability) under forward conducting conditions. The stability of
this thermal resistance with temperature cycling requires further study in
the light of the results from a limited thermal cycling exposure test where
twelve specimens were cycled 100 times between the extremes of -40 and
1500C. This temperature cycling exposure, which is unquestionably severe
in terms of the magnitude of the temperature extremes, resulted in signifi-
cant increases in the thermal resistance across the soldered interface be-
tween the silicon die and the heat spreader. Such changes in thermal resis-
tance are indicative of the propagation of void areas in the solder joint.
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THERMAL RESISTANCE MEASUREMENTS OF POOR QUALITY
OF
r PAD-MOUNTED DIODE CHIPS
A.1	 TEST ARTICLE CONFIGURATION
Thermal	 resistance	 test articles with 	 nickel-plated copper cathode
	
plates
and anode straps soldered to the pad-mounted diode chips were fabricated to
the configuration shown in Figure A-1.	 The cathode plates were bent as in-
dicated to provide a uniform area in contact with the test apparatus thermal
n block	 that provides a	 reference	 heat	 sink	 temperature. A thin	 layer	 of
thermal grease is applied between the diode assembly and the test apparatus
thermal block.	 The clamp shown in Figure A-2 was used to hold the diode to
the thermal block.
r
T ANODE STRAP
i
032"^	 PAD	 CATHODE
MOUNTED	 450	 PLATE
DIODE az
^^ .50".I CHIP I`.701^
Figure A-1. Thermal Resistance Test Article Configuration
A.2 TEST PROCEDURE
The thermal resistance tests were performed using a computer controlled
testing apparatus developed for testing power transistors [10]. In this
equipment the forward voltage drop of the test device is utilized as the
temperature sensing parameter at some fixed measurement current.
A schematic diagram of the equipment is shown in Figure A-3. The device
under test (DUT) is mounted to a massive copper block heat sink using ther-
mal grease to minimize interfacial temperature drop. 	 The block has provision
10 A.J. Ye rman, A Thermal Resistance Tester and Its Use in Designing a
LI	 200 Amp Power Darlington Package", GE TIS Report 79GEN012, 1979 GOSAM
Symposium, Paper 8.4.
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Figure A-2. Diode Holding Clamp
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for heating and cooling and its temperature is measured with a platinum
resistance temperature detector directly under the spot where the OUT is
mounted. This provides the reference heat sink temperature (TS ) for the
thermal resistance measurements. The test provides measurements of device
Junction temperature (TJ ) and power dissipated in the OUT and calculated
thermal resistance as:
R 
	
TJ - TS	(oC/Watt)
JS
PIN
The Junction temperature of the device is determined by measuring VF
V5 -V4 (see Figure A-3 for a diagram of these measurement points) at
constant measurement current IM
 which is selected to satisfy OUT
characteristics. A typical value is 1 ampere. 	 Measurement current is
monitored via the voltage drop across a 1 ohm resistor (V6-V5 ) ' PIN
is calculated from measurements of voltage (V 3-V4 ) and current (IT)
determined with a precision 0.001 ohm resistor in series with the OUT.
The power dissipated in the device is controlled by the voltage setting of
the collector supply. The current from this supply is routed by a pair of
200 ampere power Darlington transistors, Ql and Q2, operated in push-pull
mode so that it flows either into a dummy load or the OUT. This avoids
problens associated with the relatively slow recovery time of the collector
supply to large current transients. A base drive circuit interfaces Q1 and
Q2 to the computer.
The time sequence of computer-controlled operations is illustrated in Figure
A-4. Measurement of P IN is made during a brief 0.5 sec power pulse, then
after a pause of approximately 5 seconds the test power pulse is turned on.
It can be set for any value between 1 msec and 30 sec. Valid measurements
are not possible during this interval due to the large current flow and at-
tendant voltages. Approximately 50 µsec after this power pulse is
terminated and the transients have settled out and the OUT is cooling, V5
is measured and stored. After 250 µsec the OUT temperature is measured a
second time and from a backward extrapolation of 	 Tthese two measurements	 J
is	 calculated	 at the	 time when the	 power	 pulse	 terminated.	 All	 voltage
measurements are synchronized to the power pulses by the computer.
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A thermal resistance determination consists of two stepst
1. Calibration of the temperature sensing parameter'for the DUT.
2. Measurement of R
BJS
The first step is accomplished by measuring the diode forward voltage at a
series of known heat sink temperatures as measured by the platinum re-
sistance temperature detector. A linear regression curve fit of this data
provides a calibration curve for converting subsequent VS measurements to
corresponding Ti values.
Both the first and second steps are carried out under computer control with
appropriate safeguards to alert for spurious data or abnormal conditions.
Reported values of R 	 are averaged fror„ five separate measurements on
each DUT.	 JS
A.3 SUMMARY OF TEST RESULTS
Thennal resistance test results are presented in Table A4. Results were
generally consistent with decreasing values of thermal resistance as chip
area increased. However, in two cases, higher than anticipated values were
obtained for a Semicon 20 amp PN unit 0.6 0C/watt) and a Semicon 75 amp
Schottky device 0.99oC/watt). X-rays of these two test articles, as
shown in Figure A-5, revealed the presence of solder balls which probably
indicate poor wetting of the solder. No large voids were evident. A trans-
	 p
verse crack detected beneath the 75 amp Schottky device probably accounts
for the abnormally high thermal resistance value obtained. A second Semicon
20. amp PN unit was tested and provided a value of 0.95 oC/Watt as compared
to the original value of 1.60C/watt. A substitute Semicon 75 amp Schottky
sample was not available for retest, and therefore a viable value for this
device was not obtained.
The PN units showed a somewhat more consistent decrease in thermal
resistance with increased chip area than the Schottky devices. Values of
thermal resistance varied from a high of 0.97 0C/watt for the smallest unit
to a low of 0.450C/watt for the largest device.
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Figure A-5. X-Ray Film of Diode Thermal Resistance Test Articles
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